Nothing Special   »   [go: up one dir, main page]

Wen et al., 2013 - Google Patents

R&D of an LLRF control system for a 162.5 MHz radio frequency system

Wen et al., 2013

View PDF
Document ID
1362745229968948657
Author
Wen L
Wang X
He Y
Chang W
Zhang R
Zhang S
Zhu Z
Li C
Shi L
Zhang R
Publication year
Publication venue
Chinese Physics C

External Links

Snippet

This paper describes a low level radio frequency control system that was developed by the Institute of Modern Physics Chinese Academy of Sciences, and will be used in Injector II of the China-ADS project. The LLRF control system consists of an RF modulated front end, fast …
Continue reading at cpc.ihep.ac.cn (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation

Similar Documents

Publication Publication Date Title
Wen et al. R&D of an LLRF control system for a 162.5 MHz radio frequency system
Ferreira et al. A comparative analysis and implementation of various PLL techniques applied to single-phase grids
US8248106B1 (en) Lock detection using a digital phase error message
RU2018101470A (en) FREQUENCY SYNTHESIZER WITH ULTRA LOW PHASE NOISE
Tahir et al. Noise performance of frequency-and phase-locked CW magnetrons operated as current-controlled oscillators
Xu et al. A digital optical phase-locked loop for diode lasers based on field programmable gate array
Sancho et al. General envelope-transient formulation of phase-locked loops using three time scales
Zhang et al. Dick Effect in a Microwave Frequency Standard Based on Laser-Cooled 113Cd+ Ions
Trento et al. Integration of phase-locked loop based real-time oscillation tracking in grid synchronized systems
Tyagi et al. Frequency estimation based on moving-window DFT with fractional bin-index for capacitance measurement
Zianbetov et al. Distributed clock generator for synchronous SoC using ADPLL network
Harzheim et al. Phase repeatable synthesizers as a new harmonic phase standard for nonlinear network analysis
US10944409B2 (en) Phase-locked loop and method for the same
Shan et al. A reconfigurable distributed architecture for clock generation in large many-core SoC
Ramirez-Martinez et al. Low-phase-noise frequency synthesizer for the trapped atom clock on a chip
Okuno et al. A 2.23 ps RMS jitter 3 μs fast settling ADPLL using temperature compensation PLL controller
Khudchenko et al. Cryogenic phase detector for superconducting integrated receiver
Shan et al. A distributed synchronization of all-digital PLLs network for clock generation in synchronous SOCs
Xu et al. A digital optical phase-locked loop based on field programmable gate array and its applications
Moreira et al. Sub-nanosecond digital phase shifter for clock synchronization applications
WANG et al. ADPLL circuit design with fast lock time
Choi et al. 153 fs rms-integrated-jitter and 114-multiplication factor PVT-robust 22.8 GHz ring-LC-hybrid injection-locked clock multiplier
Matsumoto et al. LLRF SYSTEM PERFORMANCE DURING SC CAVITY CONDITIONING AT STF KEK
Tan The Tevatron tune tracker pll-theory, implementation and measurements
GB2504500A (en) Amplitude control for a voltage controlled oscillator of a phase locked loop