Nothing Special   »   [go: up one dir, main page]

Wang et al., 2024 - Google Patents

A Two-Stage Interpolation Time-to-Digital Converter Implemented in 20 and 28 N· m FGPAs

Wang et al., 2024

View PDF
Document ID
13443758951151317396
Author
Wang Y
Xie W
Chen H
Pei C
Li D
Publication year
Publication venue
IEEE Transactions on Industrial Electronics

External Links

Snippet

This article presents a two-stage interpolation time-to-digital converter (TDC), combining a Vernier gray code oscillator TDC (VGCO-TDC) and a tapped-delay line TDC (TDL-TDC). The proposed TDC uses the Nutt method to achieve a broad, high-resolution measurement …
Continue reading at strathprints.strath.ac.uk (PDF) (other versions)

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/14Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/1205Multiplexed conversion systems
    • H03M1/121Interleaved, i.e. using multiple converters or converter parts for one channel
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/50Analogue/digital converters with intermediate conversion to time interval
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/124Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245Details of sampling arrangements or methods
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0836Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • H03M1/36Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H03M1/361Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • H03M1/38Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/44Sequential comparisons in series-connected stages with change in value of analogue signal
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10Calibration or testing
    • H03M1/1009Calibration
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters

Similar Documents

Publication Publication Date Title
Tancock et al. A review of new time-to-digital conversion techniques
Chen et al. Multichannel, low nonlinearity time-to-digital converters based on 20 and 28 nm FPGAs
Garzetti et al. Time-to-digital converter IP-core for FPGA at state of the art
Won et al. Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs
Chen et al. A low nonlinearity, missing-code free time-to-digital converter based on 28-nm FPGAs with embedded bin-width calibrations
Song et al. A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays
Szplet et al. An eight-channel 4.5-ps precision timestamps-based time interval counter in FPGA chip
Wang et al. A 3.0-ps rms precision 277-MSamples/s throughput time-to-digital converter using multi-edge encoding scheme in a Kintex-7 FPGA
Wang et al. A multi-chain merged tapped delay line for high precision time-to-digital converters in FPGAs
Szplet et al. An FPGA-integrated time-to-digital converter based on two-stage pulse shrinking
Keranen et al. Wide-range time-to-digital converter with 1-ps single-shot precision
Chen et al. A 2.5-ps bin size and 6.7-ps resolution FPGA time-to-digital converter based on delay wrapping and averaging
Cui et al. A high-linearity Vernier time-to-digital converter on FPGAs with improved resolution using bidirectional-operating Vernier delay lines
Keränen et al. A wide range, 4.2 ps (rms) precision CMOS TDC with cyclic interpolators based on switched-frequency ring oscillators
Szplet Time-to-digital converters
Arvani et al. A reconfigurable 5-channel ring-oscillator-based TDC for direct time-of-flight 3D imaging
Wang et al. High-resolution time-to-digital converters (TDCs) with a bidirectional encoder
Xie et al. 128-channel high-linearity resolution-adjustable time-to-digital converters for LiDAR applications: Software predictions and hardware implementations
Jansson et al. Enhancing nutt-based time-to-digital converter performance with internal systematic averaging
Zhang et al. A high linearity TDC with a united-reference fractional counter for LiDAR
Parsakordasiabi et al. An efficient TDC using a dual-mode resource-saving method evaluated in a 28-nm FPGA
Wang et al. Multichannel time-to-digital converters with automatic calibration in Xilinx Zynq-7000 FPGA devices
Kuang et al. Implementation of a high precision multi-measurement time-to-digital convertor on a Kintex-7 FPGA
Wang et al. Low-hardware consumption, resolution-configurable gray code oscillator time-to-digital converters implemented in 16 nm, 20 nm, and 28 nm FPGAs
Nguyen et al. Three-step cyclic Vernier TDC using a pulse-shrinking inverter-assisted residue quantizer for low-complexity resolution enhancement