Nothing Special   »   [go: up one dir, main page]

Alhussien et al., 2010 - Google Patents

A scalable delay insensitive asynchronous NoC with adaptive routing

Alhussien et al., 2010

View PDF
Document ID
1082549697279244098
Author
Alhussien A
Wang C
Bagherzadeh N
Publication year
Publication venue
2010 17th International Conference on Telecommunications

External Links

Snippet

Network-on-Chip (NoC) is a very practical and achievable approach to overcome bus limitation problems. However as NoC size increases, clock distribution becomes a major problem in Network-on-Chip systems. Large synchronous NoCs require a fine and complex …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure

Similar Documents

Publication Publication Date Title
EP1590835B1 (en) Asynchronous system-on-a-chip interconnect
Bainbridge et al. Chain: a delay-insensitive chip area interconnect
Dall'Osso et al. Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs
Bjerregaard et al. Implementation of guaranteed services in the MANGO clockless network-on-chip
Ghiribaldi et al. A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems
US20040046590A1 (en) Asynchronous pipeline with latch controllers
Alhussien et al. A scalable delay insensitive asynchronous NoC with adaptive routing
Lee et al. Packet-switched on-chip interconnection network for system-on-chip applications
Ax et al. Comparing synchronous, mesochronous and asynchronous NoCs for GALS based MPSoCs
Bertozzi et al. Cost-effective and flexible asynchronous interconnect technology for GALS systems
US7792030B2 (en) Method and system for full-duplex mesochronous communications and corresponding computer program product
Song et al. Asynchronous spatial division multiplexing router
Kasapaki et al. Router designs for an asynchronous time-division-multiplexed network-on-chip
Yu et al. A low-area multi-link interconnect architecture for GALS chip multiprocessors
You et al. Performance evaluation of elastic GALS interfaces and network fabric
Yang et al. An Asynchronous Adaptive Priority Round‐Robin Arbiter Based on Four‐Phase Dual‐rail Protocol
Zhu et al. BiLink: A high performance NoC router architecture using bi-directional link with double data rate
Dorojevets et al. Development and evaluation of design techniques for high-performance wave-pipelined wide datapath RSFQ processors
Dobkin et al. Two-phase synchronization with sub-cycle latency
Kamal et al. A Multi-Synchronous Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable channel for the GALS infrastructure
Siddagangappa et al. An efficient asynchronous spatial division multiplexing router for network-on-chip on the hardware platform.
Carlsson Studies on Asynchronous Communication Ports for GALS Systems
Song Spatial parallelism in the routers of asynchronous on-chip networks
Fairouz et al. Comparing leakage reduction techniques for an asynchronous network-on-chip router
Nyathi et al. Multiple clock domain synchronization for network on chip architectures