Nothing Special   »   [go: up one dir, main page]

Lee et al., 2004 - Google Patents

Simultaneous state, Vt and Tox assignment for total standby power minimization

Lee et al., 2004

View PDF
Document ID
8854608894647665594
Author
Lee D
Deogun H
Blaauw D
Sylvester D
Publication year
Publication venue
Proceedings Design, Automation and Test in Europe Conference and Exhibition

External Links

Snippet

Standby leakage current minimization is a pressing concern for mobile applications that rely on standby modes to extend battery life. Also, gate oxide leakage current (I/sub gate/) has become comparable to subthreshold leakage (I/sub sub/) in 90 nm technologies. In this …
Continue reading at blaauw.engin.umich.edu (PDF) (other versions)

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778Structural details for adapting physical parameters
    • H03K19/17784Structural details for adapting physical parameters for supply voltage
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5045Circuit design
    • G06F17/505Logic synthesis, e.g. technology mapping, optimisation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072Floorplanning, e.g. partitioning, placement
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5045Circuit design
    • G06F17/5054Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption
    • H03K19/0016Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78Power analysis and optimization
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Lee et al. Gate oxide leakage current analysis and reduction for VLSI circuits
Wei et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications
US7797646B2 (en) Method for using mixed multi-Vt devices in a cell-based design
Shams et al. Modeling and comparing CMOS implementations of the C-element
Tuan et al. A 90nm low-power FPGA for battery-powered applications
Hanson et al. Ultralow-voltage, minimum-energy CMOS
US7256608B2 (en) Method and apparatus for reducing leakage in integrated circuits
US7716618B2 (en) Method and system for designing semiconductor circuit devices to reduce static power consumption
US20070101175A1 (en) Systems and methods for reducing static and total power consumption in a programmable logic device
US8627252B2 (en) Method for selectively implementing low threshold voltage transistors in digital logic designs
Lee et al. Simultaneous state, Vt and Tox assignment for total standby power minimization
Augsburger et al. Combining dual-supply, dual-threshold and transistor sizing for power reduction
Sultania et al. Tradeoffs between date oxide leakage and delay for dual Tox circuits
Kosonocky et al. Low-power circuits and technology for wireless digital systems
JPH1117522A (en) Logical block for mixture of low threshold voltage mosfet device used for design of vlsi of deep submicron form and normal threshold voltage mosfet device
Li et al. Field programmability of supply voltages for FPGA power reduction
US6993737B1 (en) Leakage power optimization for integrated circuits
Lee et al. Static Leakage Reduction through Simulteneous VTT/T OX and State Assignment
Raja et al. Variable input delay cmos logic for low power design
Sultania et al. Transistor and pin reordering for gate oxide leakage reduction in dual T/sub ox/circuits
Calimera et al. Temperature-Insensitive Dual-$ V_ {\rm th} $ Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence
Sharma et al. An optimal device sizing for a performance-driven and area-efficient subthreshold cell library for IoT applications
Sultania et al. Gate oxide leakage and delay tradeoffs for dual-T/sub ox/circuits
Muttreja et al. Threshold voltage control through multiple supply voltages for power-efficient FinFET interconnects
EP1862926A2 (en) Method for designing semiconductor circuit devices to reduce static power consumption