Nothing Special   »   [go: up one dir, main page]

Wann et al., 1983 - Google Patents

Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks

Wann et al., 1983

Document ID
8363439677204285085
Author
Wann
Franklin
Publication year
Publication venue
IEEE Transactions on Computers

External Links

Snippet

A central issue in the design of multiprocessor systems is the interconnection network which provides communication paths between the processors. For large systems, high bandwidth interconnection networks will require numerous" network chips" with each chip …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter

Similar Documents

Publication Publication Date Title
Wann et al. Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks
US6308229B1 (en) System for facilitating interfacing between multiple non-synchronous systems utilizing an asynchronous FIFO that uses asynchronous logic
Panades et al. A low cost network-on-chip with guaranteed service well suited to the GALS approach
Afghahi et al. Performance of synchronous and asynchronous schemes for VLSI systems
Pande et al. Design of a switch for network on chip applications
US5768529A (en) System and method for the synchronous transmission of data in a communication network utilizing a source clock signal to latch serial data into first registers and a handshake signal to latch parallel data into second registers
US20110320854A1 (en) Inter-clock domain data transfer FIFO circuit
US5539739A (en) Asynchronous interface between parallel processor nodes
US6249875B1 (en) Interface circuit using plurality of synchronizers for synchronizing respective control signals over a multi-clock environment
Franklin et al. Asynchronous and clocked control structures for VLSI based interconnection networks
Ono et al. A modular synchronizing FIFO for NoCs
EP1139242A2 (en) Non-synchronized multiplex data transport across synchronous systems
Kasapaki et al. Router designs for an asynchronous time-division-multiplexed network-on-chip
Ezz-Eldin et al. High throughput asynchronous NoC design under high process variation
Das et al. Sas: Source asynchronous signaling protocol for asynchronous handshake communication free from wire delay overhead
Cadenas et al. A clocking technique for FPGA pipelined designs
Elrabaa A new FIFO design enabling fully-synchronous on-chip data communication network
Dugan et al. Interconnection system for the SpiNNaker biologically inspired multi‐computer
Franklin et al. Interconnection networks: Physical design andperformance analysis
Sparso Asynchronous design of networks-on-chip
Elrabaa A new FIFO for transferring data between two unrelated clock domains
Rahimian et al. Universal on-chip communication channel
Tewksbury et al. High-T superconductivity: Potential for expanding the performance of digital systems
Tamir et al. Design and implementation of high-speed asynchronous communication ports for VLSI multicomputer nodes
Belghadr et al. Metro-on-FPGA: A feasible solution to improve the congestion and routing resource management in future FPGAs