Nothing Special   »   [go: up one dir, main page]

Beer et al., 2014 - Google Patents

Metastability in better-than-worst-case designs

Beer et al., 2014

View PDF
Document ID
5736460163325045605
Author
Beer S
Cannizzaro M
Cortadella J
Ginosar R
Lavagno L
Publication year
Publication venue
2014 20th IEEE International Symposium on Asynchronous Circuits and Systems

External Links

Snippet

Better-Than-Worst-Case-Designs use timing speculation to run with a cycle period faster than the one required for worst-case conditions. This speculation may produce timing violations and metastability that result in failures and non-deterministic timing behavior. The …
Continue reading at upcommons.upc.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2097—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements maintaining the standby controller/processing unit updated
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions

Similar Documents

Publication Publication Date Title
Beer et al. Metastability in better-than-worst-case designs
Choudhury et al. TIMBER: Time borrowing and error relaying for online timing error resilience
US7409631B2 (en) Error-detection flip-flop
CN106462553A (en) A timing violation resilient asynchronous template
Reyserhove et al. Margin elimination through timing error detection in a near-threshold enabled 32-bit microcontroller in 40-nm CMOS
Dolev et al. Fault-tolerant algorithms for tick-generation in asynchronous logic: Robust pulse generation
Cannizzaro et al. SafeRazor: Metastability-robust adaptive clocking in resilient circuits
EP3053269B1 (en) Preventing timing violations
EP2854292B1 (en) Variability resistant circuit element and signal processing method
US9112489B2 (en) Sequential logic circuit and method of providing setup timing violation tolerance therefor
Benhassain et al. In-situ slack monitors: taking up the challenge of on-die monitoring of variability and reliability
Tarawneh et al. Eliminating synchronization latency using sequenced latching
Függer et al. Fast all-digital clock frequency adaptation circuit for voltage droop tolerance
Hatture et al. Multi-clock domain synchronizers
Shin et al. A pipeline architecture with 1-cycle timing error correction for low voltage operations
Bastos et al. How to sample results of concurrent error detection schemes in transient fault scenarios?
Lechner et al. A robust asynchronous interfacing scheme with four-phase dual-rail coding
US6604203B1 (en) Arrangement and method for self-synchronization data to a local clock
Bowman et al. Resilient microprocessor design for improving performance and energy efficiency
Tabassam et al. Set hardened derivatives of qdi buffer template
Zhang et al. Stochastic analysis of bubble razor
Hatture et al. Open loop and closed loop solution for clock domain crossing faults
Kinniment et al. Low latency synchronization through speculation
Zamani et al. A transient error tolerant self-timed asynchronous architecture
Rathnala et al. Timing error detection and correction for power efficiency: an aggressive scaling approach