Nothing Special   »   [go: up one dir, main page]

Temple-Boyer et al., 1998 - Google Patents

Residual stress of silicon films deposited by LPCVD from silane

Temple-Boyer et al., 1998

View PDF
Document ID
4880698687034824621
Author
Temple-Boyer P
Imbernon E
Rousset B
Scheid E
Publication year
Publication venue
MRS Online Proceedings Library (OPL)

External Links

Snippet

In this paper, amorphous, semi-crystalline and polycrystalline silicon films have been deposited by low pressure chemical vapour deposition (LPCVD) from silane SiH4 by ranging the deposition temperature from 555 to 635° C and the total pressure from 100 to …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/24Deposition of silicon only
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes; Multistep manufacturing processes therefor
    • H01L29/43Electrodes; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET

Similar Documents

Publication Publication Date Title
French et al. Optimization of a low-stress silicon nitride process for surface-micromachining applications
Temple-Boyer et al. Residual stress in low pressure chemical vapor deposition SiN x films deposited from silane and ammonia
Zhang et al. Residual-stress relaxation in polysilicon thin films by high-temperature rapid thermal annealing
US20100255662A1 (en) Method for producing polycrystalline silicon germanium suitable for micromachining
Barker et al. Room-temperature rf magnetron sputtered ZnO for electromechanical devices
Wijesundara et al. Nitrogen doping of polycrystalline 3C-SiC films grown using 1, 3-disilabutane in a conventional LPCVD reactor
Zhang et al. Electrical, mechanical and metal contact properties of polycrystalline 3C-SiC films for MEMS in harsh environments
WO2001041544A2 (en) Deposition of gate stacks including silicon germanium layers
Rusu et al. New low-stress PECVD poly-SiGe layers for MEMS
Chen et al. Control of stress in highly doped polysilicon multi-layer diaphragm structure
Temple-Boyer et al. Residual stress of silicon films deposited by LPCVD from silane
CN101765905A (en) Process for producing semiconductor device
Peri et al. Effect of RF power and gas flow ratio on the growth and morphology of the PECVD SiC thin film s for MEMS applications
Gromova et al. Characterization and strain gradient optimization of PECVD poly-SiGe layers for MEMS applications
Low et al. Characterization of polycrystalline silicon-germanium film deposition for modularly integrated MEMS applications
Abe et al. Low strain sputtered polysilicon for micromechanical structures
Kim et al. Low Pressure Chemical Vapor Deposition of Si1− x Ge x Films Using Si2 H 6 and GeH4 Source Gases
Ylönen et al. In situ boron-doped LPCVD polysilicon with low tensile stress for MEMS applications
Xiang et al. Heteroepitaxial growth of TiN thin films on Si substrates for MEMS applications
US20040002204A1 (en) Method for forming amorphous silicon film on single crystal silicon and structure formed
Briand et al. Metallo-organic low-pressure chemical vapor deposition of Ta2O5 using TaC12H30O5N as precursor for batch fabrication of microsystems
Gromova et al. The novel use of low temperature hydrogenated microcrystalline silicon germanium (μcSiGe: H) for MEMS applications
Zhang et al. Control of strain gradient in doped polycrystalline silicon carbide films through tailored doping
Nakahata et al. Control of Orientation for Polycrystalline Silicon Thin Films Fabricated from Fluorinated Source Gas by Microwave Plasma Enhanced Chemical Vapor Deposition
Fu et al. Very thin poly-SiC films for micro/nano devices