Abstract
Automatic formal verification methods sometimes depend on lemmas for decomposing proofs into parts. The decomposition simplifies the verification task for automatic tools, such as model checkers. Typically the lemmas are proven by hand, and apply to all instances where the automatic tool is applied. Mechanically verifying these lemmas using a theorem prover provides greater assurance that the decomposition is correct and can provide insight into possible simplifications and generalizations. This paper gives an example of such an exercise, proving a theorem used by Burch [Bur96] in the verification of a super-scalar processor model.
Preview
Unable to display preview. Download preview PDF.
References
Jerry R. Burch and David L. Dill. Automatic verification of pipelined microprocessor control. In David L. Dill, editor, Conference on Computer-Aided Verification, volume 818 of Lecture Notes in Computer Science. Springer-Verlag, June 1994.
Derek L. Beatty. A Methodology for Formal Hardware Verification, with Application to Microprocessors. PhD thesis, School of Computer Science, Carnegie Mellon University, August 1993.
Jerry R. Burch. Techniques for verifying superscalar microprocessors. In Design Automation Conference, June 1996.
Albert Camilleri, Mike Gordon, and Tom Melham. Hardware verification using higher order logic. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs. Elsevier Scientific Publishers, 1987.
Alonzo Church. A formulation of the simple theory of types. Journal of Symbolic Logic, 5, 1940.
A. J. Cohn. A proof of correctness of the Viper microprocessors: The first level. In G. Birtwistle and P. A. Subrahmanyam, editors, VLSI Specification, Verification and Synthesis, pages 27–72. Kluwer, 1988.
D. Cyrluk, S. Rajan, N. Shankar, and M. K. Srivas. Effective theorem proving for hardware verification. In Conference on Theorem Provers in Circuit Design, September 1994.
David Cyrluk. Inverting the abstraction mapping: A methodology for hardware verification. In Conference on Formal Methods in Computer-Aided Design, November 1996. (This volume).
Michael J. C. Gordon. HOL: A proof generating system for higher-order logic. In G. Birtwhistle and P. A. Subrahmanyam, editors, VLSI Specification, Verification, and Synthesis. Kluwer Academic Press, 1988.
W. A. Hunt, Jr. FM8501: A verified microprocessor. Technical Report 47, University of Texas at Austin, Institute for Computing Science, December 1985.
J. Joyce, G. Birtwistle, and M. Gordon. Proving a computer correct in higher order logic. Technical Report 100, Computer Lab., University of Cambridge, 1986.
Robert B. Jones, David L. Dill, and Jerry R. Burch. Efficient validity checking for processor verification. In Intl. Conf. on Comp. Aided Design, 1995.
Robert B. Jones, Carl-Johan H. Seger, and David L. Dill. Self-consistency checking. In Conference on Formal Methods in Computer-Aided Design, November 1996. (This volume).
Jeffrey Kuskin et al. The Stanford FLASH multiprocessor. In Intl. Symp. on Comp. Arch., 1994.
Mandayam Srivas and Mark Bickford. Formal verification of a pipelined microprocessor. IEEE Software, 7(5):52–64, September 1990.
James B. Saxe, Stephen J. Garland, John V. Guttag, and James J. Horning. Using transformations and verification in circuit design. Technical Report 78, DEC Systems Research Center, September 1991.
Mandayam Srivas and Steven P. Miller. Applying formal verification to a commercial microprocessor. In IFIP Conference on Hardware Description Languages (CHDL 95), Tokyo, Japan, August 1995.
M. Srivas and S. P. Miller. Applying formal verification to the AAMP5 microprocessor: A case study in the industrial use of formal methods. Formal Methods in System Design, 8(2): 153–88, March 1996.
Phillip J. Windley and Michael Coe. The formal verification of instruction pipelines. In Ramayya Kumar and Thomas Kropf, editors, Conference on Theorem Provers in Circuit Design, Lecture Notes in Computer Science. Springer-Verlag, September 1994.
Phillip J. Windley. A theory of generic interpreters. In George J. Milne and Laurence Pierre, editors, Correct Hardware Design and Verification Methods, volume 683 of Lecture Notes in Computer Science, pages 122–134. Springer-Verlag, June 1993.
Phillip J. Windley. Formal modeling and verification of microprocessors. IEEE Transactions on Computers, 44(1), January 1995.
Phillip J. Windley. Verifying pipelined microprocessors. In IFIP Conference on Hardware Description Languages (CHDL 95), Tokyo, Japan, August 1995.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Windley, P.J., Burch, J.R. (1996). Mechanically checking a lemma used in an automatic verification tool. In: Srivas, M., Camilleri, A. (eds) Formal Methods in Computer-Aided Design. FMCAD 1996. Lecture Notes in Computer Science, vol 1166. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0031821
Download citation
DOI: https://doi.org/10.1007/BFb0031821
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61937-6
Online ISBN: 978-3-540-49567-3
eBook Packages: Springer Book Archive