Carnegie Mellon’s (Second) CMU-DA System

References — The Overall System

1. D.E. Thomas, C.Y. Hitchcock III, T.J. Kowalski, J.V. Rajan, and R.A. Walker, “Methods of Automatic Data Path Synthesis”, IEEE Computer, pages 59–70, December 1983.

   Google Scholar 

2. Stephen W. Director, Alice C. Parker, Daniel P. Siewiorek, and Donald E. Thomas, Jr., “A Design Methodology and Computer Aids for Digital VLSI Systems”, IEEE Trans. on Circuits and Systems, pages 634–635, July 1981.

   Google Scholar 

References — DAA

1. Thaddeus J. Kowalski, “The VLSI Design Automation Assistant: An Architecture Compiler”, in Silicon Compilation, Daniel D. Gajski (Editor), pages 122–152, Addison-Wesley, 1988.

   Google Scholar 

2. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: What’s in a Knowledge Base”, Proc. of the 22nd DAC, pages 252–258, June 1985.

   Google Scholar 

3. T.J. Kowalski, An Artificial Intelligence Approach to VLSI Design, Kluwer Academic Publishers, 1985.

   Google Scholar 

4. Thaddeus Julius Kowalski, The VLSI Design Automation Assistant: A Knowledge-Based Expert System, PhD Thesis, ECE Dept., CMU, April 1984.

   Google Scholar 

5. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: An IBM System/370 Design”, IEEE Design and Test, pages 60–69, February 1984.

   Google Scholar 

6. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: Prototype System”, Proc. of the 20th DAC, pages 479–483, June 1983.

   Google Scholar 

7. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: Learning to Walk”, Proc. of ISCAS’83, pages 186–190, May 1983.

   Google Scholar 

8. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: First Steps”, Proc. of the 26th Compcon, pages 126–130, February 1983.

   Google Scholar 

References — Master’s Projects

1. Donald E. Thomas, Robert L. Blackburn, and Jayanth V. Rajan, “Linking the Behavioral and Structural Domains of Representation”, IEEE Trans. on CAD, pages 103–110, January 1987.

   Google Scholar 

2. Robert L. Blackburn and Donald E. Thomas, “Linking the Behavioral and Structural Domains of Representation in a Synthesis System”, Proc. of the 22nd DAC, pages 374–380, June 1985.

   Google Scholar 

3. Elizabeth Dirkes, A Module Binder for the CMU-DA System, Master’s Thesis, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, May 1985.

   Google Scholar 

4. David John Geiger, A Framework for the Automatic Design of Controllers, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, July 1984.

   Google Scholar 

5. Robert L. Blackburn, Linking Behavioral Representations in an IC Design System, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, May 1984.

   Google Scholar 

6. Charles Y. Hitchcock III and Donald E. Thomas, “A Method of Automatic Data Path Synthesis“, Proc. of the 20th DAC, pages 484–489, June 1983.

   Google Scholar 

7. Charles Y. Hitchcock III, A Method of Automatic Data Path Synthesis, Master’s Thesis, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, January 1983.

   Google Scholar 

8. Robert A. Walker and Donald E. Thomas, “Behavioral Level Transformation in the CMU-DA System”, Proc. of the 20th DAC, pages 788–789, June 1983.

   Google Scholar 

9. Robert A. Walker, A Transformation Package for the Behavioral Level of the CMU-DA System, Master’s Thesis, Dept. of Electrical Engineering, Carnegie Mellon University, October 1982.

   Google Scholar 

10. Jayanth Vasantharajan, Design and Implementation of a VT-Based Multi-Level Representation, Master’s Thesis, Dept. of Electrical Engineering, Carnegie Mellon University, February 1982.

    Google Scholar 

11. John F. Lertola, Design and Implementation of a Hardware Synthesis Design Aid, Master’s Thesis, Dept. of Electrical Engineering, Carnegie Mellon University, October 1981.

    Google Scholar 

References — The Value Trace

1. David A. Gatenby, Digital Design from an Abstract Algorithmic Representation: Design and Implementation of a Framework for Interactive Design, Master’s Thesis, Dept. of Electrical Engineering, Carnegie Mellon University, October 1981.

   Google Scholar 

2. Michael C. McFarland, S.J., Mathematical Models for Formal Verification in a Design Automation System, PhD Thesis, Dept. of Electrical Engineering, Carnegie Mellon University, July 1981.

   Google Scholar 

3. Michael C. McFarland, S.J., On Proving the Correctness of Optimizing Transformations in a Digital Design Automation System, Proc. of the 18th DAC, pages 90–97, June 1981.

   Google Scholar 

4. Michael C. McFarland, S.J., The Value Trace: A Data Base forAutomated Digital Design, Master’s Thesis, Dept. of Electrical Engineering, Carnegie Mellon University, December 1978.

   Google Scholar 

5. E. Snow, D. Siewiorek, and D. Thomas, A Technology-Relative Computer Aided Design System: Abstract Representations, Transformations, and Design Tradeoffs, Proc. of the 15th DAC, June 1978.

   Google Scholar 

6. Edward A. Snow, Automation of Module Set Independent Register-Transfer Level Design, PhD Thesis, Dept. of Electrical Engineering, Carnegie Mellon University, April 1978.

   Google Scholar 

Download references