Abstract
Reconfigurable architectures have become popular in recent years in the high performance computing field, because of their reconfigurable characteristic and abundant computing resources. These architectures combine the high performance of ASICs with the flexibility of microprocessors. A novel architecture named Application Customized Reconfigurable Pipeline (ACRP) is proposed for domain-specific applications in this paper. According to analyze and abstract the domain computing character, an application Customized Functional Unit (CFU) is designed to execute the frequent instruction sequence efficiently. The CFU is shared with the hardware pipeline which is composed of some Simple Process Elements (SPEs). The experimental results show that ACRP can exploit the CFU-, pipeline- and data-level parallelism efficiently with the area constraint.
Supported by National Natural Science Foundation of China under grant No. 61076020.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Choi, K.: Coarse Grained Reconfigurable Array: Architecture and Application Mapping. IPSJ Transactions on System LSI Design Methodology 4, 31–46 (2011)
Compton, K., Hauck, S.: Reconfigurable Computing: a Survey of System and Software. ACM Computing Surveys 34(2), 171–210 (2002)
Coldstein, S.C., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R.R., Laufer, R.: PipeRench: A Coprocessor for Streaming Multimedia Acceleration. In: ISCA (1999)
Ebeling, C., Cronquist, D.C., Franklin, P., Secosky, J., Berg, S.G.: Mapping applications to the RaPiD configurable architecture. In: Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, April 16-18, p. 106 (1997)
Mei, B., Vernalde, S., Verkest, D., DeMan, H., Lauwereins, R.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 61–70. Springer, Heidelberg (2003)
Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: DRESC: A Retargetable Compiler for Coarse-Grained Reconfigurable Architectures. In: International Conference on Field Programmable Technology, pp. 166–173 (2002)
Dimitroulakos, G., Galanis, M.D., Goutis, C.E.: Design space exploration of an optimized compiler approach for a generic reconfigurable array architecture. J. Supercomput. 40(2), 127–157 (2007)
Kim, Y., Lee, J., Lee, J., Mai, T.X., Heo, I., Paek, Y.: Exploiting both pipeling and data parallelism with SIMD reconfigurable architecture. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds.) ARC 2012. LNCS, vol. 7199, pp. 40–52. Springer, Heidelberg (2012)
Ahn, M., Yoon, J.W., Paek, Y., Kim, Y., Kiemb, M., Choi, K.: A spatical mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. In: Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany, March 06-10 (2006)
Park, H., Fan, K., Mahlke, S.A., Oh, T., Kim, H., Kim, H.-S.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, Canada, October 25-29 (2008)
Rau, B.R.: Iterative modulo scheduling. Technical report, Hewlett-Packard Lab: HPL-94-115 (1995)
Yang, Z., Yan, M., Wang, D., Li, S.: Data Parallelism Optimization for CGRA Loop Pipelining Mapping. Chinese Journal of Computers 36(6) (2012) (in Chinese)
Zhou, L., Liu, D., Tang, M., Liu, H.: Mapping Loops onto Coarse-Grained Reconfigurable Array Using Genetic Algorithm. In: Yin, Z., Pan, L., Fang, X. (eds.) Proceedings of the Eighth International Conference on Bio-Inspired Computing: Theories and Application, BIC-TA. AISC, vol. 212, pp. 801–808. Springer, Heidelberg (2013)
Zhou, L., Liu, H., Liu, D.: A Novel CGRA Architecture and mapping algorithm for application acceleration. In: Xu, W., Xiao, L., Zhang, C., Li, J., Yu, L. (eds.) NCCET 2013. CCIS, vol. 396, pp. 218–227. Springer, Heidelberg (2013)
Synopsys Corp., http://www.synopsys.com (accessed January 10, 2014)
SMIC Corp., http://www.smics.com/ (accessed January 10, 2014)
Model Technology Corp., http://www.model.com (accessed January 10, 2014)
Livermore bench, http://www.netlib.org/benchmmark/livermorec (accessed January 10, 2014)
DSPstone, http://www.ert.rwth-aachen.de/Projekte/Tools/DSPSTONE (accessed January 10, 2014)
MiBench Version1.0, http://www.eecs.umich.edu/mibench (accessed January 10, 2014)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, G., Liu, L., Li, S. (2014). ACRP: Application Customized Reconfigurable Pipeline. In: Wu, J., Chen, H., Wang, X. (eds) Advanced Computer Architecture. Communications in Computer and Information Science, vol 451. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-44491-7_2
Download citation
DOI: https://doi.org/10.1007/978-3-662-44491-7_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-44490-0
Online ISBN: 978-3-662-44491-7
eBook Packages: Computer ScienceComputer Science (R0)