The Architecture

• Albert E, Arenas P, Genaim S, Puebla G, Zanardini D (2007) Cost analysis of Java bytecode. Programming Languages and Systems, pp 157–172

  MATH  Google Scholar 

• AMD (2000) The AMD x86-64 architecture. Retrieved from http://www.x86-64.org/

• Amdahl GM (1967) Validity of the single processor approach to achieving large scale computing capabilities. In: Spring Joint Computer Conference, pp 18–20

  Google Scholar 

• Amdahl GM (2013) Computer architecture and amdahl’s law. Computer:38–46

  Google Scholar 

• Apple (2021) Rosetta 2 binary translation comprehensive supported instruction set list. Retrieved from https://developer.apple.com/forums/thread/653902

• ARM (1995) ARM7TDMI data sheet. Retrieved from https://www.dwedit.org/files/ARM7TDMI.pdf

• ARM (2021) Introducing NEON development. Retrieved from https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-

• Badeau RW, Bahar R, Bernstein D, Biro L, Bowhill W, Brown J et al (1992) A 100-Mhz micropipelined VAS microprocessor. IEEE J Solid-State Circuits:1585–1598

  Google Scholar 

• Bredlau C, Deremer D (2001) Assembly language through the Java virtual machine. In: Proceedings of the Thirty-Second SIGCSE Technical Symposium on Computer Science Education, pp 194–198

  Google Scholar 

• Burroughs Corporation (1972) Burroughs B-1700 software operational guide

  Google Scholar 

• Dalakoti V, Chakraborty D (2022) PPLE M1 chip vs intel (X86). EPRA Int J Res Dev:207–211

  Google Scholar 

• Dennard RH, Gaensslen FH, Yu H-N, Rideout VL, Bassous E, LeBlanc AR (1974) Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J Solid State Circuits:256–268

  Google Scholar 

• DeWitt DJ, Schlansker MS, Atkins DE (1973) A microprogramming language for the Burroughs B1726. In: Workshop of microprogramming, pp 21–29

  Google Scholar 

• Engineering S (1991) Makimoto’s wave. Retrieved from https://semiengineering.com/knowledge_centers/standards-laws/laws/makimotos-wave/

• Espasa R, Valero M, Smith JE (1998) Vector architectures: past, present, and future. In: ICS. ACM, pp 13–17

  Google Scholar 

• Fisher JA (1981) Trace scheduling: a technique for global microcode compaction. IEEE Trans Comput:478–490

  Google Scholar 

• Fisher JA (1983) Very long instruction word architectures and the ELI-512. In: 10th Annual International Symposium on Computer Architecture, pp 140–150

  Google Scholar 

• Flynn MJ (1972) Some computer organizations and their effectiveness. IEEE Trans Comput:948–960

  Google Scholar 

• Foster CC, Riseman EM (1972) Percolation of code to enhance parallel dispatching and execution. IEEE Trans Comput 21(12):1411–1415

  Article  MATH  Google Scholar 

• Furber SB (2000) ARM system-on-chip architecture. Pearson Education

  Google Scholar 

• Garner RB (1988) The scalable processor architecture (SPARC). In: COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference. IEEE, pp 3–31

  Google Scholar 

• Gustafson JL (1988) Reevaluating Amdahl’s law. Commun ACM:532–533

  Google Scholar 

• Hennessy JL, Patterson DA (2007) Computer architecture: A quantitative approach. Morgan

  MATH  Google Scholar 

• Hennessy J, Jouppi N, Przybylski S, Rowen C, Gross T, Baskett F, Gill J (1982) MIPS: a microprocessor architecture. ACM SIGMICRO Newsl:17–22

  Google Scholar 

• Hill MD, Marty MR (2008) Amdahl’s law in the multicore era. Computers:33–38

  Google Scholar 

• Hookway RJ, Herdeg MA (1997) Digital FX! 32: combining emulation and binary translation. Digit Tech J:3–12

  Google Scholar 

• Hwu W-MW, Kirk DB, Hajj IE (2022) Programming massively parallel processors – a hands-on approach. Elsevier

  Google Scholar 

• Ian Cutress AF (2021) Instruction sets: Alder Lake dumps AVX-512 in a BIG way. Anandtech. Retrieved from https://www.anandtech.com/show/16881/a-deep-dive-into-intels-alder-lake-microarchitectures/5

• IBM (2021) Using the SIMD libraries. IBM. Retrieved from https://www.ibm.com/docs/en/xl-fortran-linux/15.1.6?topic=libraries-using-simd

• Intel (2017) Intel® MovidiusTM MyriadTM. Retrieved from https://www.movidius.com/myriad2

• Intel (2021a) Intel® 64 and IA-32 architectures – software developer’s manual. Retrieved from https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-vol-1-manual.pdf

• Intel (2021b, May) Intel architecture instruction set extensions and future features programming reference

  Google Scholar 

• Kane G, Heinrich J (1992) MIPS RISC architectures. Prentice-Hall

  Google Scholar 

• Karthihaa A, Karthika S, Priyadharshini KM, Sivasankari L, Anand IV, Samuel TA (2021) Design and implementation of VLIW DSP processors for high ended embedded based systems. In: AIP Conference Proceedings

  Google Scholar 

• Klaiber A (2000) The technology behind Crusoe processors: low-power x86-compatible processors implemented with Code Morphing software. Transmeta Corp

  Google Scholar 

• Lindholm T, Yellin F (1996) The Java virtual machine specification

  Google Scholar 

• Macro (1996) Instruction set reference manual. Digital Equipment Corporation

  Google Scholar 

• Mantor M (2012) AMD Radeon™ HD 7970 with graphics core next (GCN) architecture. In: IEEE Hot Chips 24 Symposium (HCS), pp 1–35

  Google Scholar 

• McFarling S, Hennesey J (1986) Reducing the cost of branches. CM SIGARCH Computer Architecture News:396–403

  Google Scholar 

• Neumann J (1945) First draft of a report on the EDVAC. U.S. Army Ordnance Dept. Univ. Pennsylvania Moore, School Elect. Eng.

  Google Scholar 

• NVIDIA (2007) NVIDIA CUDA compute device architecture – programming guide. Retrieved from https://developer.download.nvidia.com/compute/cuda/1.0/NVIDIA_CUDA_Programming_Guide_1.0.pdf

• NVIDIA (2022) PTX ISA. Nvidia. Retrieved from https://docs.nvidia.com/cuda/parallel-thread-execution/index.html

• OMNX (2020) Open Neural Network Exchange Intermediate Representation (ONNX IR) specification. Retrieved from https://github.com/onnx/onnx/blob/main/docs/IR.md

• Patt Y, Patel S (2003) Introduction to computing systems. McGraw-Hill

  Google Scholar 

• Patterson DA, Fehr ES, Séquin CH (1979) Design considerations for the VLSI processor of X-TREE. In: Proceedings of the 6th Annual Symposium on Computer Architecture, pp 90–101

  Google Scholar 

• Peleg A, Weiser U (1996) MMX technology extension to Intel architecture. Micro 16(4):42–50

  Google Scholar 

• Pyeatt LD, Ughetta W (2019) ARM 64-bit assembly language. Newnes

  Google Scholar 

• Radin G (1983) The 801 minicomputer. IBM J Res Dev 27(3):237–246

  Article  MathSciNet  Google Scholar 

• Rau BR, Fisher JA (1993) Instruction-level parallel processing: history, overview, and perspective. J Supercomput 7(1):9–50

  Article  Google Scholar 

• RISCV (2021) The RISC-V instruction set manual. Retrieved from https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf

• Ronen R, Eliahu A, Leitersdorf O, Peled N, Korgaonkar K, Chattopadhyay A et al (2021) The Bitlet model: A parameterized analytical model to compare PIM and CPU systems. ACM J Emerg Technol Comput Syst:1–29

  Google Scholar 

• Rotem E, Yoaz A, Rappoport L, Robinson SJ, Mandelblat JY, Gihon AE (2022) Intel Alder Lake CPU architecture. MICRO:13–19

  Google Scholar 

• Russell RM (1978) The CRAY-1 computer system. Commun ACM:63–72

  Google Scholar 

• Sarda S, Pandey M (2015) LLVM essentials. Paket

  Google Scholar 

• Sharangpani H (1999a) Intel® Itanium™ processor microarchitecture overview. Microprocessor Forum 10(4)

  Google Scholar 

• Sharangpani H (1999b) Itanium™ processor microarchitecture overview. Microprocessor Forum

  Google Scholar 

• Singh A (1988) The 8088 microprocessor: programming, interfacing, software, hardware, and applications. Prentice-Hall

  Google Scholar 

• Smith JE, Nair R (2005) Virtual machine architectures, implementations and applications. Morgan Kaufmann Publishers

  Google Scholar 

• Solomon B, Mendelson A, Orenstien D, Almog Y, Ronen R (2001) Micro-operation cache: a power aware frontend for variable instruction length ISA. In: International Symposium on Low Power Electronics, pp 4–9

  Google Scholar 

• Traore M, Langlois JM, David JP (2022) ASIP accelerator for LUT-based neural networks inference. In: IEEE Interregional NEWCAS Conference (NEWCAS), pp 524–528

  Google Scholar 

• Tucker SG (1967) Microprogram control for system/360. IBM Syst J 6(4):222–241

  Article  Google Scholar 

• Turing AM (1938) On computable numbers, with an application to the Entscheidungsproblem. A correction. In: London mathematical society. Oxford Academic, London, pp 544–546

  Google Scholar 

• Valiant LG (1990) A bridging model for parallel computation. Commun ACM:103–111

  Google Scholar 

• VanRossum G, Drake FL (2010) The python language reference. Python Software Foundation, Amsterdam

  Google Scholar 

• Watson W (1972) The TI ASC: a highly modular and flexible super computer architecture. In: Fall Joint Computer Conference, pp 221–228

  Google Scholar 

• WIKIPEDIA (2022) CUDA. Retrieved from https://en.wikipedia.org/wiki/CUDA

• Wilkes M (1951) The best way to design an automatic calculating machine. In: Computer Inaugural Conference, Manchester.

  Google Scholar 

• Zhang Y, Yang W, Li K, Tang D, Li K (2021) Performance analysis and optimization for SpMV based on aligned storage formats on an ARM processor. J Parallel Distrib Comput:126–137

  Google Scholar 

Download references