Design of a sub-picosecond-jitter delay-lock-loop for interleaved ADC sample clock synthesis | IEEE Conference Publication | IEEE Xplore
Nothing Special   »   [go: up one dir, main page]