In this paper, we propose a new type of architecture by limiting the encoding range to a subset of registers in a register file on the one hand, and keeping the ...
Abstract. In embedded systems a processor core must be designed with low power consumption, low cost and small silicon area in mind since pro- gram code ...
In this paper, we propose a new type of architecture by limiting the encoding range to a subset of registers in a register file on the one hand, and keeping the ...
Limited Address Range Architecture for Reducing Code Size in Embedded Processors. Lecture Notes in Computer Science, 2003. By Henk Corporaal. See Full PDF.
This work presents a compiler-based optimization strategy to “reduce the code size in embedded systems.” Our strategy maximizes the use of indirect addressing ...
Dive into the research topics of 'Limited address range architecture for reducing code size in embedded processors'. Together they form a unique fingerprint.
This thesis studies the problem of reducing code size produced by an optimizing compiler. We develop the Value State Dependence Graph (VSDG) as a powerful ...
People also ask
What is processor architecture in embedded systems?
What is architecture in an embedded system?
What is memory system architecture in embedded system?
This paper presents the IMPACT EPIC Architecture to address the issues involved in designing processors based on these EPIC concepts. In particular, we ...
applied to the limited address range architecture for the purpose of reducing the encoding cost of operands in instructions. SRM instruction set. ISA design.
In dual compression scheme, first the code is compressed on the basis of its execution profile and then second compression is done to reduce the binary size, ...