In this work, we present a parallel architecture for short read mapping utilizing field programmable gate array (FPGA)-based hardware. The computation intensive ...
In this paper, we propose an aligner based on the FPGA chip to accelerate the short read alignment computation, while keeping the sensitivity at a high level.
We present a flexible and fast FPGA-based short read alignment tool. Our aligner makes use of the processing power of FPGAs in conjunction with the greater host ...
In this paper, we present a hybrid system for short read mapping utilizing both software and field programmable gate array (FPGA)-based hardware. The compute ...
This work proposes some methods to accelerate short read alignment being prototyped on an FPGA. We use a seed and compare architecture based on FM-index method.
Missing: aligner | Show results with:aligner
Apr 30, 2018 · We present a flexible and fast FPGA-based short read alignment tool. Our aligner makes use of the processing power of FPGAs in conjunction with the greater ...
Missing: mapping. | Show results with:mapping.
Field-programmable gate array (FPGA) based systems offer the potential for drastic improvement in the performance of data intensive applications.
Feb 26, 2013 · We present a hybrid system for short read mapping utilizing both FPGA-based hardware and CPU-based software. The computation intensive alignment ...
Burrows-Wheeler Aligner is an algorithm that uses FM-index and Burrows-Wheeler Transform for short-read alignment, this is further discussed in detail in ...
Jun 1, 2017 · This architecture exploits the reconfigurability of. FPGAs to allow the development of fast yet flexible align- ment designs. Table 1 defines ...