Jul 17, 2015 · This paper presents an efficient algorithm to control and reduce the sub-threshold leakage current at nanoscale transistor level.
Apr 7, 2016 · This paper presents an efficient algorithm to control and reduce the sub-threshold leakage current at nanoscale transistor level.
Abstract: This paper presents an efficient algorithm to control and reduce the sub-threshold leakage current at nanoscale transistor level.
Abstract: This paper presents an efficient algorithm to control and reduce the sub-threshold leakage current at nanoscale transistor level. The proposed ...
circuits at Nanoscale, a new technique for Sub-threshold leakage current reduction based on Input vector control (IVC) is proposed. The proposed algorithm ...
TL;DR: The proposed algorithm called fast input vector algorithm (FIVA) is based on input vector control (IVC) technique and showed it is capable to save more ...
The proposed algorithm is called Fast Input Vector Algorithm (FIVA). It is characterized as faster than other algorithms, its speed doubles strongly of other ...
A Rjoub, M Ajlouni, H Manasrah. A fast input vector control approach for sub-threshold leakage current reduction at nanoscale transistors Authors.
People also ask
What is input vector controlled method of leakage reduction?
How do you reduce transistor leakage current?
To reduce leakage power due to sub-threshold voltage, several techniques have been proposed such as sleepy keeper, sleepy stacking technique, sleepy transistor ...
Missing: fast | Show results with:fast
In this paper, we propose a complete model of the total power consumption of the logic network, which includes both the active and standby sub-threshold leakage ...
Missing: fast | Show results with:fast