This paper presents a technique that utilizes comparator timing information to accelerate successive approximation register (SAR) analog-to-digital converter ( ...
Abstract—This paper presents a technique that utilizes com- parator timing information to accelerate successive approxima- tion register (SAR) ...
This paper presents a technique that utilizes comparator timing information to accelerate successive approximation register (SAR) analog-to-digital ...
By amplifying alternate time residues and successively subtracting the comparatorinduced timing offset, both fast conversion speed of 2N cycles for an N-bit ...
This paper presents a technique that utilizes comparator timing information to accelerate successive approximation register (SAR) analog-to-digital ...
Jan 23, 2020 · This work presents techniques that effectively utilise comparator timing information to accelerate low-voltage successive approximation register (SAR) analogue ...
Abhilash Karnatakam Nagabhushana, Haibo Wang: A comparator timing assisted SAR ADC technique with reduced conversion cycles. SoCC 2016: 200-205.
People also ask
What is the comparator of SAR ADC?
What is the conversion time of SAR type ADC?
What are the disadvantages of SAR ADC?
How does SAR ADC work?
This work presents techniques that effectively utilise comparator timing information to accelerate low-voltage successive approximation register (SAR) ...
Accelerating Low-voltage SAR ADC Operation via Comparator Timing ...
www.researchgate.net › ... › ADC
This work presents techniques that effectively utilise comparator timing information to accelerate low‐voltage successive approximation register (SAR) ...
We also propose a reused delay-cell technology, which reuses the delay cell from the VCO-based comparator in the coarse SAR ADC to the fine digital-slope ADC.