Nothing Special   »   [go: up one dir, main page]
Skip to content
View eecsmap's full-sized avatar
45 followers · 33 following

Achievements

Achievement: Pull SharkAchievement: Starstruck

Achievements

Achievement: Pull SharkAchievement: Starstruck

Block or report eecsmap

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
eecsmap/README.md

knowledge palette

core systems theory applications signals machine learning data science math
cs61a cs160 cs170 cs184 ee120 cs182 data8 math1a
cs61b cs161 cs172 cs186 ee123 cs188 data100 math1b
cs61c cs162 cmu15-445 ee126 cs189 math53
cs70 cs168 ee127 math54
ee16a cs169 math55
ee16b cs152 math110
eecs151 math128a
6.s081
6.033/6.1800 math113
6.824 math104
6.826
6.828 math185
6.829
6.830
KENSv3

books

Title Authors
The Practice of Programming Brian W. kernighan, Rob Pike
Computer Networks A Systems Approach 6th Larry Peterson & Bruce Davie
Crafting Interpreters Robert Nystrom
Designing Data-Intensive Applications
Operating Systems: Three Easy Pieces
Haskell Programming from first principles
Think Stat2 Allen B. Downey

People

Name Site
Fabrice Bellard https://bellard.org/

references

description url
LaTeX Mathematics https://en.wikibooks.org/wiki/LaTeX/Mathematics
github markdown https://github.github.com/gfm/

Pinned Loading

  1. riscvm riscvm Public

    RISC-V Machine

    Assembly 3

  2. ca.sfu.cmpt379.2022.fall.resource ca.sfu.cmpt379.2022.fall.resource Public

    Java 31 21

  3. fpga_labs_fa22_to_delete fpga_labs_fa22_to_delete Public

    Forked from EECS150/fpga_labs_fa22

    Verilog

  4. fpga_project_skeleton_fa22 fpga_project_skeleton_fa22 Public

    Forked from EECS150/fpga_project_skeleton_fa22

    Verilog 1