Process–architecture–optimization model

You can help expand this article with text translated from the corresponding article in Chinese. Click [show] for important translation instructions. Machine translation, like DeepL or Google Translate, is a useful starting point for translations, but translators must revise errors as necessary and confirm that the translation is accurate, rather than simply copy-pasting machine-translated text into the English Wikipedia. Do not translate text that appears unreliable or low-quality. If possible, verify the text with references provided in the foreign-language article. You must provide copyright attribution in the edit summary accompanying your translation by providing an interlanguage link to the source of your translation. A model attribution edit summary is Content in this edit is translated from the existing Chinese Wikipedia article at [[:zh:制程-架构-优化模型]]; see its history for attribution. You may also add the template {{Translated|zh|制程-架构-优化模型}} to the talk page. For more guidance, see Wikipedia:Translation.

Process–architecture–optimization is a development model for central processing units (CPUs) that Intel adopted in 2016. Under this three-phase (three-year) model, every microprocessor die shrink is followed by a microarchitecture change and then by one or more optimizations. It replaced the two-phase (two-year) tick–tock model that Intel adopted in 2006. The tick–tock model was no longer economically sustainable, according to Intel, because production of ever smaller dies becomes ever more costly.^{[1][2][3][4][5]}

• List of Intel CPU microarchitectures
• Tick–tock model
• Template:Intel processor roadmap
• Transient execution CPU vulnerability

This computer hardware article is a stub. You can help Wikipedia by expanding it.

• v
• t
• e