research-article

Thread motion: fine-grained power management for multi-core systems

Authors:

Krishna K. Rangan,

David BrooksAuthors Info & Claims

ACM SIGARCH Computer Architecture News, Volume 37, Issue 3

Pages 302 - 313

https://doi.org/10.1145/1555815.1555793

Published: 20 June 2009 Publication History

Abstract

Dynamic voltage and frequency scaling (DVFS) is a commonly-used power-management scheme that dynamically adjusts power and performance to the time-varying needs of running programs. Unfortunately, conventional DVFS, relying on off-chip regulators, faces limitations in terms of temporal granularity and high costs when considered for future multi-core systems. To overcome these challenges, this paper presents thread motion (TM), a fine-grained power-management scheme for chip multiprocessors (CMPs). Instead of incurring the high cost of changing the voltage and frequency of different cores, TM enables rapid movement of threads to adapt the time-varying computing needs of running applications to a mixture of cores with fixed but different power/performance levels. Results show that for the same power budget, two voltage/frequency levels are sufficient to provide performance gains commensurate to idealized scenarios using per-core voltage control. Thread motion extends workload-based power management into the nanosecond realm and, for a given power budget, provides up to 20% better performance than coarse-grained DVFS.

References

[1]

AMD, "AMD Turion X2 Ultra Dual-Core Processor", http://multicore.amd.com/us-en/AMD-Multi-Core.aspx

[2]

Intel, "Intel Turbo Boost Technology", http://www.intel.com/technology/turboboost/index.htm

[3]

Intel, "Nehalem Microarchitecture", http://www.intel.com/technology/architecture-silicon/next-gen/

[4]

Intel, "Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture", 2008

[5]

B. Calhoun and A. Chandrakasan, "Ultra-Dynamic Voltage Scaling (UDVS) Using Sub-Threshold Operation and Local Voltage Dithering", IEEE Journal of Solid-State Circuits, Vol 41, No 1, 2006

[6]

E. Duesterwald and C. Cascaval and S. Dwarkadas, "Characterizing and Predicting Program Behavior and its Variability", Parallel Architectures and Compilation Techniques, 2003

Digital Library

[7]

J. Grodstein and R. Rayess and T. Truex and L. Shattuck and S. Lowell and D. Bailey and D. Bertucci and G. Bischoff and D. Dever and M. Gowen and R. Lane and B. Lilly and K. Nagalla and R. Shah and E. Shriver and S. Yin and S. Morton, "Power and CAD considerations for the 1.75MByte, 1.2GHz L2 cache on the alpha 21364 CPU", Great Lakes Symposium on VLSI, 2002

Digital Library

[8]

Seongmoo Heo and Kenneth Barr and Krste Asanovic, "Reducing Power Density through Activity Migration", International Symposium on Low Power Electronics and Design, 2003

Digital Library

[9]

S. Herbert and D. Marculescu, "Analysis of Dynamic Voltage/Frequency Scaling in Chip-Multiprocessors", International Symposium on Low Power Electronics and Design, 2007

Digital Library

[10]

E. Ipek and M. Kirman and N. Kirman and J. Martinez, "Core Fusion:Accommodating Software Diversity in Chip Multiprocessors", International Symposium on Computer Architecture, 2007

Digital Library

[11]

C. Isci and A. Buyuktosunoglu and C. Cher and P. Bose and M. Martonosi, "An analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget", International Symposium on Microarchitecture, 2006

Digital Library

[12]

C. Isci and A. Buyuktosunoglu and M. Martonosi, "Long-Term Workload Phases: Duration Predictions and Applications to DVFS", IEEE MICRO, 2005

Digital Library

[13]

A. Jaleel and R. Cohn and C. Luk, "CMP$im: Using Pin to Characterize Memory Behavior of Emerging workloads on CMPs", Intel Design, Test and Technologies Conference (DTTC), 2006

[14]

P. Juang and Q. Wu and L. Peh and M. Martonosi and D. Clark, "Coordinated, Distributed, Formal Energy Management of Chip Multiprocessors", International Symposium on Low Power Electronics and Design, 2005

Digital Library

[15]

Wonyoung Kim and Meeta Gupta and Gu-Yeon Wei and David Brooks, "System level analysis of fast, per-core DVFS using on-chip switching regulators", Symposium on High-Performance Computer Architecture, 2008

[16]

G. Konstadinidis and M. Rashid and P. Lai and Y. Otaguro and Y. Orginos and S. Parampalli and M. Steigerwald and S. Gundala and R. Paypali and L. Rarick and I. Elkin and Y. Ge and I. Parulkar, "Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARC Processor", IEEE International Solid-State Circuits Conference, 2008

[17]

D. Krueger and E. Francom1 and J. Langsdorf, "Circuit Design for Voltage Scaling and SER Immunity on a Quad-Core Itanium Processor", IEEE International Solid-State Circuits Conference, 2008

[18]

H. Li and C. Cher and T. N. Vijaykumar and K. Roy, "Combined circuit and architectural level variable supply-voltage scaling for low power", Transactions on Very Large Scale Integration Systems, 2005

Digital Library

[19]

C. Luk and R. Cohn and R. Muth and H. Patil and A. Klauser and G. Lowney and S. Wallace V. Reddi and K. Hazelwood, "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation", SIGPLAN Conference on Programming Language Design and Implementation, 2005

Digital Library

[20]

S. Manne and A. Klauser and D. Grunwald, "Pipeline Gating: Speculation Control for Energy Reduction", International Symposium on Computer Architecture (ISCA), 1998

Digital Library

[21]

R. McGowen and C. Poirier and C. Bostak and J. Ignowski and M. Millican and W. Parks and S. Naffziger, "Power and Temperature Control on a 90-nm Itanium Family Processor", IEEE Journal of Solid-State Circuits, Jan 2006

[22]

H. Patil and R. Cohn and M. Charney and R. Kapoor and A. Sun and A. Karunanidhi, "Pinpointing Representative Portions of Large Intel Itanium Programs with Dynamic Instrumentation", International Symposium on Microarchitecture, 2004

Digital Library

[23]

D. Pham and S. Asano and M. Bolliger and M. N. Day and H. P. Hofstee and C. Johns and J. Kahle and A. Kameyama and J. Keaty and Y. Masubuchi and M. Riley and D. Shippy and D. Stasiak and M. Suzuoki and M. Wang and J. Warnock and S. Weitzel and D. Wendel and T. Yamazaki and K. Yazawa, "The Design and Implementation of a First Generation CELL Processor", IEEE International Solid-State Circuits Conference, 2005

[24]

Michael D. Powell and Mohamed Gomaa and T.N. Vijaykumar, "Heat-and-run:Leveraging SMT and CMP to Manage Power Density Through the Operating System", International Conference on Architectural Support for Programming Languages and Operating Systems, 2004

Digital Library

[25]

Larry Seiler and Doug Carmean and Eric Sprangle and Tom Forsyth and Michael Abrash and Pradeep Dubey and Stephen Junkins and Adam Lake and Jeremy Sugerman and Robert Cavin and Roger Espasa and Ed Grochowski and Toni Juan and and Pat Hanrahan, "Larrabee: A Many-Core x86 Architecture for Visual Computing", ACM Transactions on Graphics, 2008

Digital Library

[26]

A. Shayesteh and E. Kursun and T. Sherwood and S. Siar and G. Reinman, "Reducing the Latency and Area Cost of Core Swapping through Shared Helper Engines", IEEE Interntional Conference on Computer Design, 2005

Digital Library

[27]

M. Tremblay and S. Chaudhry, "A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC Processor", IEEE International Solid-State Circuits Conference, 2008

[28]

Chris Wilkerson and Hongliang Gao and Alaa R. Alameldeen and Zeshan Chishti and Muhammad Khellah and Shih-Lien Lu, "Trading Off Cache Capacity for Reliability to Enable Low Voltage Operation", International Symposium on Computer Architecture, 2008

Digital Library

[29]

Samuel Williams and Leonid Oliker and Richard Vuduc and John Shalf and Katherine Yelick and James Demmel, "Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms", International Conference for High Performance Computing, Networking, Storage and Analysis, 2007

Digital Library

Cited By

Da Silva JLeão LPetrucci VGamatié APereira F(2021)Mapping Computations in Heterogeneous Multicore Systems with Statistical Regression on Program InputsACM Transactions on Embedded Computing Systems10.1145/347828820:6(1-35)Online publication date: 18-Oct-2021
https://dl.acm.org/doi/10.1145/3478288
Celis LKeswani V(2020)Implicit Diversity in Image SummarizationProceedings of the ACM on Human-Computer Interaction10.1145/34152104:CSCW2(1-28)Online publication date: 15-Oct-2020
https://dl.acm.org/doi/10.1145/3415210
Mota NChakraborty ABiega AGummadi KHeidari H(2020)On the Desiderata for Online AltruismProceedings of the ACM on Human-Computer Interaction10.1145/34151974:CSCW2(1-21)Online publication date: 15-Oct-2020
https://dl.acm.org/doi/10.1145/3415197
Show More Cited By

Index Terms

Thread motion: fine-grained power management for multi-core systems
1. Computer systems organization
  1. Architectures
    1. Distributed architectures

Recommendations

Thread motion: fine-grained power management for multi-core systems
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

Dynamic voltage and frequency scaling (DVFS) is a commonly-used power-management scheme that dynamically adjusts power and performance to the time-varying needs of running programs. Unfortunately, conventional DVFS, relying on off-chip regulators, faces ...
Thread shuffling: combining DVFS and thread migration toreduce energy consumptions for multi-core systems
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design

In recent years, multi-core systems have become mainstream in computer industry. The design of multi-cores takes advantage of thread-level parallelism in emerging applications that are computationally intensive and highly parallel. Energy efficiency is ...
Workload-adaptive process tuning strategy for power-efficient multi-core processors
ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

As more devices are integrated with technology scaling, reducing the power consumption of both high-performance and low-power processors has become the first-class design constraint. Reducing power consumption while satisfying required performance is ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News

ACM SIGARCH Computer Architecture News Volume 37, Issue 3

June 2009

495 pages

ISSN:0163-5964

DOI:10.1145/1555815

Issue’s Table of Contents

ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture
June 2009
510 pages
ISBN:9781605585260
DOI:10.1145/1555754
General Chair:
Steve Keckler
University of Texas at Austin
,
Program Chair:
Luiz André Barroso
Google Inc.

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 June 2009

Published in SIGARCH Volume 37, Issue 3

Check for updates

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

206
Total Citations
View Citations
1,629
Total Downloads

Downloads (Last 12 months)27
Downloads (Last 6 weeks)4

Reflects downloads up to 21 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Da Silva JLeão LPetrucci VGamatié APereira F(2021)Mapping Computations in Heterogeneous Multicore Systems with Statistical Regression on Program InputsACM Transactions on Embedded Computing Systems10.1145/347828820:6(1-35)Online publication date: 18-Oct-2021
https://dl.acm.org/doi/10.1145/3478288
Celis LKeswani V(2020)Implicit Diversity in Image SummarizationProceedings of the ACM on Human-Computer Interaction10.1145/34152104:CSCW2(1-28)Online publication date: 15-Oct-2020
https://dl.acm.org/doi/10.1145/3415210
Mota NChakraborty ABiega AGummadi KHeidari H(2020)On the Desiderata for Online AltruismProceedings of the ACM on Human-Computer Interaction10.1145/34151974:CSCW2(1-21)Online publication date: 15-Oct-2020
https://dl.acm.org/doi/10.1145/3415197
Mack KBragg DMorris MBos MAlbi IMonroy-Hernández A(2020)Social App Accessibility for Deaf SignersProceedings of the ACM on Human-Computer Interaction10.1145/34151964:CSCW2(1-31)Online publication date: 15-Oct-2020
https://dl.acm.org/doi/10.1145/3415196
Li LUttarapong JFreeman GWohn D(2020)Spontaneous, Yet StudiousProceedings of the ACM on Human-Computer Interaction10.1145/34151744:CSCW2(1-25)Online publication date: 15-Oct-2020
https://dl.acm.org/doi/10.1145/3415174
Lin WShi FWu WLi KWu GMohammed A(2020)A Taxonomy and Survey of Power Models and Power Modeling for Cloud ServersACM Computing Surveys10.1145/340620853:5(1-41)Online publication date: 28-Sep-2020
https://dl.acm.org/doi/10.1145/3406208
Canal RHernandez CTornero RCilardo AMassari GReghenzani FFornaciari WZapater MAtienza DOleksiak APiĄtek WAbella J(2020)Predictive Reliability and Fault Management in Exascale SystemsACM Computing Surveys10.1145/340395653:5(1-32)Online publication date: 28-Sep-2020
https://dl.acm.org/doi/10.1145/3403956
Aljeri NBoukerche A(2020)Mobility Management in 5G-enabled Vehicular NetworksACM Computing Surveys10.1145/340395353:5(1-35)Online publication date: 28-Sep-2020
https://dl.acm.org/doi/10.1145/3403953
Bera ASharma PGupta A(2020)On-Chip Intelligent Frequency Scaling using Artificial Neural Networks2020 IEEE 17th India Council International Conference (INDICON)10.1109/INDICON49873.2020.9342296(1-7)Online publication date: 10-Dec-2020
https://doi.org/10.1109/INDICON49873.2020.9342296
Ahmed KTasnim SYoshii K(2020)Energy-Efficient Heterogeneous Computing of Parallel Applications via Power Capping2020 International Conference on Computational Science and Computational Intelligence (CSCI)10.1109/CSCI51800.2020.00231(1237-1242)Online publication date: Dec-2020
https://doi.org/10.1109/CSCI51800.2020.00231
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents