Export Citations
Save this search
Please login to be able to save your searches and receive alerts for new content matching your search criteria.
- ArticleJune 1983
A critique of multiprocessing von Neumann style
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 426–436https://doi.org/10.1145/800046.801684In recent years, there have been many attempts to construct multiple-processor computer systems. The majority of these systems are based on von Neumann style uniprocessors. To exploit the parallelism in algorithms, any high performance multiprocessor ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
A performance evaluation of a Lisp-based data-driven machine (EM-3)
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 363–369https://doi.org/10.1145/800046.801675In this paper, a Lisp-based data-driven machine with a novel parallel control mechanism and its performance evaluation are presented. The proposed control mechanism is the natural extension of a data-driven scheme to function evaluation and is achieved ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
Switching strategies in a class of packet switching networks
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 284–300https://doi.org/10.1145/800046.801666This paper investigates some methods for improving the performance of Single Stage Shuffle Exchange Networks (SENs) and Multistage Interconnection Networks (MINs). The three new switching strategies proposed use extra buffers to enhance performance. ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
A retrospective on the Dorado, a high-performance personal computer
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 252–269https://doi.org/10.1145/800046.801663In late 1975, members of the Xerox Palo Alto Research Center embarked on the specification of a high-performance successor to the Alto personal minicomputer, in use since 1973. After four years, the resulting machine, called the Dorado, was in use ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
A data flow processor array system: Design and analysis
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 243–250https://doi.org/10.1145/800046.801662This paper presents the architecture of a highly parallel processor array system which executes programs by means of a data driven control mechanism. The data driven control mechanism makes it easy to construct an MIMD (multiple instruction stream and ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
Performance measurements on HEP - a pipelined MIMD computer
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 207–212https://doi.org/10.1145/800046.801657A pipelined implementation of MIMD operation is embodied in the HEP computer. This architectural concept should be carefully evaluated now that such a computer is available commercially. This paper studies the degree of utilization of pipelines in the ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
Analysis of Cray-1S architecture
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 194–206https://doi.org/10.1145/800046.801656An analysis of the Cray-1S architecture based on dataflow graphs is presented. The approach consists of representing the components of a Cray-1S system as the nodes of a dataflow graph and the interconnections between the components as the arcs of the ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
Using cache memory to reduce processor-memory traffic
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 124–131https://doi.org/10.1145/800046.801647The importance of reducing processor-memory bandwidth is recognized in two distinct situations: single board computer systems and microprocessors of the future. Cache memory is investigated as a way to reduce the memory-processor traffic. We show that ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
The Piecewise Data Flow architecture control flow and register management
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 84–89https://doi.org/10.1145/800046.801642This paper presents the hardware register management and instruction block control flow sequencing provided by the PDF block processing section of the Piecewise Data Flow machine, a proposed high performance computer architecture. Combined, these ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
The Boolean Vector Machine [BVM]
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 59–66https://doi.org/10.1145/800046.801639We describe the architecture of a class of machines intended to solve computationally intensive problems much faster than can today's machines, at no increase in cost.
We have investigated the programming of the BVM for several interesting algorithms on ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
On the verification of computer architectures using an architecture description language
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 32–38https://doi.org/10.1145/800046.801635In a previous paper [8], we had presented the notion of a family of languages for the multilevel design and description of computer architectures. Details of a particular language family, currently under development, was also described. One of the ...
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3 - ArticleJune 1983
Size, power, and speed (Keynote Address)
ISCA '83: Proceedings of the 10th annual international symposium on Computer architecturePages 2–4https://doi.org/10.1145/800046.801631The author discusses the roles of power and size in determining the speed of a computer.
Also Published in:
ACM SIGARCH Computer Architecture News: Volume 11 Issue 3