research-article

Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors

Authors:

Aurélien Cavelan,

Yves Robert,

Hongyang Sun,

Frédéric VivienAuthors Info & Claims

FTXS '15: Proceedings of the 5th Workshop on Fault Tolerance for HPC at eXtreme Scale

Pages 27 - 34

https://doi.org/10.1145/2751504.2751508

Published: 15 June 2015 Publication History

Get Access

Abstract

We propose a software-based approach using dynamic voltage overscaling to reduce the energy consumption of HPC applications. This technique aggressively lowers the supply voltage below nominal voltage, which introduces timing errors, and we use Algorithm-Based Fault-Tolerance (ABFT) to provide fault tolerance for matrix operations. We introduce a formal model, and we design optimal polynomial-time solutions, to execute a linear chain of tasks. Evaluation results obtained for matrix multiplication demonstrate that our approach indeed leads to significant energy savings, compared to the standard algorithm that always operates at nominal voltage.

References

[1]

D. M. Brooks, P. Bose, S. E. Schuster, H. Jacobson, P. N. Kudva, A. Buyuktosunoglu, J.-D. Wellman, V. Zyuban, M. Gupta, and P. W. Cook. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors. IEEE Micro, 20(6):26--44, 2000.

Digital Library

Google Scholar

[2]

J. Choi, J. Dongarra, S. Ostrouchov, A. Petitet, D. Walker, and R. C. Whaley. The design and implementation of the ScaLAPACK LU, QR, and Cholesky factorization routines. Scientific Programming, 5:173--184, 1996.

Digital Library

Google Scholar

[3]

R. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge. Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits. Proceedings of the IEEE, 98(2):253--266, 2010.

Crossref

Google Scholar

[4]

D. Ernst, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, N. S. Kim, and K. Flautner. Razor: circuit-level correction of timing errors for low-power operation. IEEE Micro, 24(6):10--20, 2004.

Digital Library

Google Scholar

[5]

K.-H. Huang and J. A. Abraham. Algorithm-based fault tolerance for matrix operations. IEEE Trans. Comput., 33(6):518--528, 1984.

Digital Library

Google Scholar

[6]

G. Karakonstantis and K. Roy. Voltage over-scaling: A cross-layer design perspective for energy efficient systems. In European Conference on Circuit Theory and Design (ECCTD), pages 548--551, 2011.

Crossref

Google Scholar

[7]

P. Krause and I. Polian. Adaptive voltage over-scaling for resilient applications. In Design, Automation Test in Europe Conference Exhibition (DATE), pages 1--6, 2011.

Google Scholar

[8]

S. Ramasubramanian, S. Venkataramani, A. Parandhaman, and A. Raghunathan. Relax-and-retime: A methodology for energy-efficient recovery based design. In Design Automation Conference (DAC), pages 1--6, 2013.

Digital Library

Google Scholar

[9]

N. B. Rizvandi, A. Y. Zomaya, Y. C. Lee, A. J. Boloori, and J. Taheri. Multiple frequency selection in DVFS-enabled processors to minimize energy consumption. In A. Y. Zomaya and Y. C. Lee, editors, Energy-Efficient Distributed Computing Systems. John Wiley & Sons, Inc., Hoboken, NJ, USA, 2012.

Crossref

Google Scholar

[10]

M. Seok, G. Chen, S. Hanson, M. Wieckowski, D. Blaauw, and D. Sylvester. CAS-FEST 2010: Mitigating variability in near-threshold computing. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 1(1):42--49, 2011.

Crossref

Google Scholar

[11]

T. M. Smith, E. S. Quintana-Orti, M. Smelyanskiy, and R. A. van de Geijn. Embedding fault-tolerance, exploiting approximate computing and retaining high performance in the matrix multiplication. In Workshop On Approximate Computing (WAPCO), 2015.

Google Scholar

Cited By

View all

Chen JLiang XZhao KSabzi HBhuyan LChen ZDehnavi MKulkarni MKrishnamoorthy S(2023)Improving Energy Saving of One-Sided Matrix Decompositions on CPU-GPU Heterogeneous SystemsProceedings of the 28th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming10.1145/3572848.3577496(274-287)Online publication date: 25-Feb-2023
https://dl.acm.org/doi/10.1145/3572848.3577496
Zervakis GNtouskas FXydis SSoudris DPekmestzi K(2018)VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing CircuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2018.280320226:6(1204-1208)Online publication date: Jun-2018
https://doi.org/10.1109/TVLSI.2018.2803202
Alrammah HGu YWu CJu S(2017)Scheduling for Energy Efficiency and Throughput Maximization in a Faulty Cloud Environment2017 IEEE 23rd International Conference on Parallel and Distributed Systems (ICPADS)10.1109/ICPADS.2017.00079(561-569)Online publication date: Dec-2017
https://doi.org/10.1109/ICPADS.2017.00079
Show More Cited By

Index Terms

Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors
1. Computer systems organization
  1. Dependable and fault-tolerant systems and networks

Recommendations

Slack redistribution for graceful degradation under voltage overscaling
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Modern digital IC designs have a critical operating point, or "wall of slack", that limits voltage scaling. Even with an error-tolerance mechanism, scaling voltage below a critical voltage - so-called overscaling - results in more timing errors than can ...
The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum V_dd. However, there is no fundamental reason why ...
Energy efficient Reconfigurable Computing with Adaptive Voltage and Logic scaling
HEART '14

This paper investigates a novel energy-proportional concept that combines closed-loop voltage scalability and run-time hardware reconfiguration. Voltage scaling is based on in-situ detectors that allow the device to detect valid working voltage and ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

FTXS '15: Proceedings of the 5th Workshop on Fault Tolerance for HPC at eXtreme Scale

June 2015

78 pages

ISBN:9781450335690

DOI:10.1145/2751504

General Chair:
Nathan DeBardeleben
Los Alamos National Laboratory, USA
,
Program Chairs:
Nathan DeBardeleben
Los Alamos National Laboratory, USA
,
Franck Cappello
Argonne National Laboratory and UIUC, USA
,
Robert Clay
Sandia National Laboratories, USA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 June 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

European Union Seventh Framework Programme

Conference

HPDC'15

Sponsor:

University of Arizona
SIGARCH

HPDC'15: The 24th International Symposium on High-Performance Parallel and Distributed Computing

June 15, 2015

Oregon, Portland, USA

Acceptance Rates

FTXS '15 Paper Acceptance Rate 9 of 15 submissions, 60%;

Overall Acceptance Rate 16 of 25 submissions, 64%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
74
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Chen JLiang XZhao KSabzi HBhuyan LChen ZDehnavi MKulkarni MKrishnamoorthy S(2023)Improving Energy Saving of One-Sided Matrix Decompositions on CPU-GPU Heterogeneous SystemsProceedings of the 28th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming10.1145/3572848.3577496(274-287)Online publication date: 25-Feb-2023
https://dl.acm.org/doi/10.1145/3572848.3577496
Zervakis GNtouskas FXydis SSoudris DPekmestzi K(2018)VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing CircuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2018.280320226:6(1204-1208)Online publication date: Jun-2018
https://doi.org/10.1109/TVLSI.2018.2803202
Alrammah HGu YWu CJu S(2017)Scheduling for Energy Efficiency and Throughput Maximization in a Faulty Cloud Environment2017 IEEE 23rd International Conference on Parallel and Distributed Systems (ICPADS)10.1109/ICPADS.2017.00079(561-569)Online publication date: Dec-2017
https://doi.org/10.1109/ICPADS.2017.00079
Yi JZhang QTian YWang TLiu WSha EXu Q(2016)ApproxMap: On task allocation and scheduling for resilient applications2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2016.7428031(318-323)Online publication date: Jan-2016
https://doi.org/10.1109/ASPDAC.2016.7428031

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Slack redistribution for graceful degradation under voltage overscaling

The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

Energy efficient Reconfigurable Computing with Adaptive Voltage and Logic scaling