Article

Free access

Exploiting fine-grained parallelism through a combination of hardware and software techniques

Authors:

Stephen Melvin,

Yale PattAuthors Info & Claims

ISCA '91: Proceedings of the 18th annual international symposium on Computer architecture

Pages 287 - 296

https://doi.org/10.1145/115952.115981

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

Bell, C. G., and Newell, A., editors, Computer Structures: Readings and Examples, McGraw-Hill, 1971.

Digital Library

Google Scholar

[2]

Buchholz, W., editor, Planning A Computer System, McGraw-Hill, 1962.

Digital Library

Google Scholar

[3]

Burks, A. W., Goldstine, H. H., and von Neumann, J., "Preliminary discussion of the logical design of an electronic computing instrument," report to the U.S. Army Ordnance Department, 1946 (reproduced in {Taub63}, {BeNe71}).

Google Scholar

[4]

Fisher, J. A., "Trace Scheduling: A Technique for Global Microcode Compaction," IEEE Transactions on Computers, vol. C-30, no. 7, July 1981,

Google Scholar

[5]

Hwu, W. W., "HPSm: Exploiting Concurrency to Achieve High Performance in a Single-chip Microarchitecture," Ph.D. Dissertation, University of California, Berkeley, December, 1987.

Digital Library

Google Scholar

[6]

Hwu, W. W., and Patt, Y. N., "Checkpoint Repair for Out-of-order Execution Machines," Proceedings, 14th Annual International Symposium on Computer Architecture, June 2-5, 1987, Pittsburgh, PA.

Digital Library

Google Scholar

[7]

Hwu, W. W., and Patt, Y. N., "HPSm, A High Performance Restricted Data Flow Architecture Having Minimal FunctionaI ity," Proceedings, 13 th Annual International Symposium on Computer Architecture, Tokyo, June 1986.

Digital Library

Google Scholar

[8]

Jouppi, N. P., and Wall, D. W., "Available Instruction- Level Parallelism for Superscalar and Superpipelined Machines," Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, MA, April 3-6, 1989, pp. 272-282.

Digital Library

Google Scholar

[9]

Keller, R. M., "Look Ahead Processors," Computing Surveys, vol. 7, no. 4, December 1975.

Digital Library

Google Scholar

[10]

Melvin, S. W., Shebanow, M. C., and Patt, Y. N., "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines," Proceedings, 21st Annual Workshop on Microprogramming and Microarchitecture, San Diego, CA, November 1988.

Digital Library

Google Scholar

[11]

Patt, Y. N., Hwu, W. W., and Shebanow, M. C., "HPS, A New Microarchitecture: Rationale and Introduction," Proceedings, 18th Annual Workshop on Microprogramming, December 3-6, 1985, Asilomar, CA.

Digital Library

Google Scholar

[12]

Patt, Y. N., Melvin, S. W., Hwu, W. W., and Shebanow, M. C., "Critical Issues Regarding HPS, A High Performance Microarchitecture," Proceedings, 18th Annual Workshop on Microprogramming, December 3-6, 1985, Asilomar, CA.

Digital Library

Google Scholar

[13]

Patt, Y. N., Shebanow, M. C., Hwu, W., and Melvin, S. W., "A C Compiler for HPS I, A Highly Parallel Execution Engine," Proceedings, 19th Hawaii International Conference on System Sciences, Honolulu, HI, January 1986.

Google Scholar

[14]

Smith, M. D., Johnson, M., Horowitz, M. A., "Limits on Multiple Instruction Issue," Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, MA, April 3-6, 1989, pp. 290-302.

Digital Library

Google Scholar

[15]

Smith, M. D., Lam, M. S., and Horowitz, M. A., "Boosting Beyond Static Scheduling in a Superscalar Processor," Proceedings, 17th Annual International Symposium on Computer Architecture, Seattle, WA, May 28-31, 1990, pp. 344-353.

Digital Library

Google Scholar

[16]

Taub, A. H., editor, "Collected Works of John von Neumann," vol. 5, pp. 34-79, The Macmillan Company, New York, 1963 (excerpt {BuGv46} reproduced in {BeNe71}).

Google Scholar

[17]

Tomasulo, R. M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Development, Vol. 11, 1967, pp. 25-33.

Digital Library

Google Scholar

Cited By

View all

Erway CKüpçü APapamanthou CTamassia R(2015)Dynamic Provable Data PossessionACM Transactions on Information and System Security10.1145/269990917:4(1-29)Online publication date: 24-Apr-2015
https://dl.acm.org/doi/10.1145/2699909
Bhasin HSingla NSharma S(2013)Cellular automata based test data generationACM SIGSOFT Software Engineering Notes10.1145/2492248.249226238:4(1-7)Online publication date: 12-Jul-2013
https://dl.acm.org/doi/10.1145/2492248.2492262
Sanchez DYoo RKozyrakis C(2010)Flexible architectural support for fine-grain schedulingACM SIGPLAN Notices10.1145/1735971.173605545:3(311-322)Online publication date: 13-Mar-2010
https://dl.acm.org/doi/10.1145/1735971.1736055
Show More Cited By

Index Terms

Exploiting fine-grained parallelism through a combination of hardware and software techniques
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Single instruction, multiple data
2. General and reference
  1. Cross-computing tools and techniques
    1. Performance

Recommendations

Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor
ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture

Much of the improvement in computer performance over the last twenty years has come from faster transistors and architectural advances that increase parallelism. Historically, parallelism has been exploited either at the instruction level with a grain-...
Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor
Special Issue: Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98)

Much of the improvement in computer performance over the last twenty years has come from faster transistors and architectural advances that increase parallelism. Historically, parallelism has been exploited either at the instruction level with a grain-...
Exploiting Java instruction/thread level parallelism with horizontal multithreading

Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates bytecodes to the native primitives of the particular machine and the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISCA '91: Proceedings of the 18th annual international symposium on Computer architecture

April 1991

399 pages

ISBN:0897913949

DOI:10.1145/115952

Chairman:
Zvonko Vranesic

ACM SIGARCH Computer Architecture News Volume 19, Issue 3
Special Issue: Proceedings of the 18th annual international symposium on Computer architecture (ISCA '91)
May 1991
375 pages
ISSN:0163-5964
DOI:10.1145/115953
Editor:
Zvonko Vranesic
Univ. of Toronto, Toronto, Canada
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA91

Sponsor:

SIGARCH
IEEE-CS

ISCA91: 18th International Symposium on Computer Architecture

May 27 - 30, 1991

Ontario, Toronto, Canada

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

39
Total Citations
View Citations
668
Total Downloads

Downloads (Last 12 months)97
Downloads (Last 6 weeks)17

Reflects downloads up to 28 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Erway CKüpçü APapamanthou CTamassia R(2015)Dynamic Provable Data PossessionACM Transactions on Information and System Security10.1145/269990917:4(1-29)Online publication date: 24-Apr-2015
https://dl.acm.org/doi/10.1145/2699909
Bhasin HSingla NSharma S(2013)Cellular automata based test data generationACM SIGSOFT Software Engineering Notes10.1145/2492248.249226238:4(1-7)Online publication date: 12-Jul-2013
https://dl.acm.org/doi/10.1145/2492248.2492262
Sanchez DYoo RKozyrakis C(2010)Flexible architectural support for fine-grain schedulingACM SIGPLAN Notices10.1145/1735971.173605545:3(311-322)Online publication date: 13-Mar-2010
https://dl.acm.org/doi/10.1145/1735971.1736055
Woo DLee H(2010)COMPASSACM SIGPLAN Notices10.1145/1735971.173605445:3(297-310)Online publication date: 13-Mar-2010
https://dl.acm.org/doi/10.1145/1735971.1736054
Hormati AChoi YWoh MKudlur MRabbah RMudge TMahlke S(2010)MacroSSACM SIGPLAN Notices10.1145/1735971.173605345:3(285-296)Online publication date: 13-Mar-2010
https://dl.acm.org/doi/10.1145/1735971.1736053
Vlachos EGoodstein MKozuch MChen SFalsafi BGibbons PMowry T(2010)ParaLogACM SIGPLAN Notices10.1145/1735971.173605145:3(271-284)Online publication date: 13-Mar-2010
https://dl.acm.org/doi/10.1145/1735971.1736051
Ipek EMutlu OMartínez JCaruana R(2008)Self-Optimizing Memory ControllersACM SIGARCH Computer Architecture News10.1145/1394608.138217236:3(39-50)Online publication date: 1-Jun-2008
https://dl.acm.org/doi/10.1145/1394608.1382172
Pericàs MCristal ACazorla FGonzález RVeidenbaum AJiménez DValero M(2008)A Two-Level Load/Store Queue Based on Execution LocalityACM SIGARCH Computer Architecture News10.1145/1394608.138217136:3(25-36)Online publication date: 1-Jun-2008
https://dl.acm.org/doi/10.1145/1394608.1382171
Tseng FPatt Y(2008)Achieving Out-of-Order Performance with Almost In-Order ComplexityACM SIGARCH Computer Architecture News10.1145/1394608.138216936:3(3-12)Online publication date: 1-Jun-2008
https://dl.acm.org/doi/10.1145/1394608.1382169
Tseng FPatt Y(2008)Achieving Out-of-Order Performance with Almost In-Order ComplexityProceedings of the 35th Annual International Symposium on Computer Architecture10.1109/ISCA.2008.23(3-12)Online publication date: 21-Jun-2008
https://dl.acm.org/doi/10.1109/ISCA.2008.23
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor

Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor

Exploiting Java instruction/thread level parallelism with horizontal multithreading