Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

SAT-based counterexample-guided abstraction refinement

Published: 01 November 2006 Publication History

Abstract

We describe new techniques for model checking in the counterexample-guided abstraction-refinement framework. The abstraction phase "hides" the logic of various variables, hence considering them as inputs. This type of abstraction may lead to "spurious" counterexamples, i.e., traces that cannot be simulated on the original (concrete) machine. We check whether a counterexample is real or spurious with a satisfiability (SAT) checker. We then use a combination of 0-1 integer linear programming and machine learning techniques for refining the abstraction based on the counterexample. The process is repeated until either a real counterexample is found or the property is verified. We have implemented these techniques on top of the model checker NuSMV and the SAT solver Chaff. Experimental results prove the viability of these new techniques.

Cited By

View all
  • (2024)Survey of Machine Learning for Software-assisted Hardware Design Verification: Past, Present, and ProspectACM Transactions on Design Automation of Electronic Systems10.1145/366130829:4(1-42)Online publication date: 24-Apr-2024
  • (2023)SAT-based Judgment AggregationProceedings of the 2023 International Conference on Autonomous Agents and Multiagent Systems10.5555/3545946.3598792(1412-1420)Online publication date: 30-May-2023
  • (2023)Argumentative reasoning in ASPIC+ under incomplete informationProceedings of the 20th International Conference on Principles of Knowledge Representation and Reasoning10.24963/kr.2023/52(531-541)Online publication date: 2-Sep-2023
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  Volume 23, Issue 7
November 2006
159 pages

Publisher

IEEE Press

Publication History

Published: 01 November 2006

Author Tags

  1. Abstraction
  2. SAT
  3. model checking
  4. satisfiability

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 27 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Survey of Machine Learning for Software-assisted Hardware Design Verification: Past, Present, and ProspectACM Transactions on Design Automation of Electronic Systems10.1145/366130829:4(1-42)Online publication date: 24-Apr-2024
  • (2023)SAT-based Judgment AggregationProceedings of the 2023 International Conference on Autonomous Agents and Multiagent Systems10.5555/3545946.3598792(1412-1420)Online publication date: 30-May-2023
  • (2023)Argumentative reasoning in ASPIC+ under incomplete informationProceedings of the 20th International Conference on Principles of Knowledge Representation and Reasoning10.24963/kr.2023/52(531-541)Online publication date: 2-Sep-2023
  • (2023) SAT-Reach: A Bounded Model Checker for Affine Hybrid SystemsACM Transactions on Embedded Computing Systems10.1145/356742522:2(1-36)Online publication date: 24-Jan-2023
  • (2022)Advanced algorithms for abstract dialectical frameworks based on complexity analysis of subclasses and SAT solvingArtificial Intelligence10.1016/j.artint.2022.103697307:COnline publication date: 1-Jun-2022
  • (2020)Efficient Strategies for CEGAR-Based Model CheckingJournal of Automated Reasoning10.1007/s10817-019-09535-x64:6(1051-1091)Online publication date: 1-Aug-2020
  • (2016)Root-cause analysis for memory-locked errorsProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2972054(1054-1059)Online publication date: 14-Mar-2016
  • (2016)Synchronous counting and computational algorithm designJournal of Computer and System Sciences10.1016/j.jcss.2015.09.00282:2(310-332)Online publication date: 1-Mar-2016
  • (2016)A Configurable CEGAR Framework with Interpolation-Based Refinements36th IFIP WG 6.1 International Conference on Formal Techniques for Distributed Objects, Components, and Systems - Volume 968810.1007/978-3-319-39570-8_11(158-174)Online publication date: 6-Jun-2016
  • (2015)Logic analysis and optimization with quick identification of invariants through one time frame analysisProceedings of the 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign10.1109/MEMCOD.2015.7340476(102-107)Online publication date: 1-Sep-2015
  • Show More Cited By

View Options

View options

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media