Cited By
View all- Jiang JKravets VLee NDi Natale GFummi F(2020)Engineering change order for combinational and sequential design rectificationProceedings of the 23rd Conference on Design, Automation and Test in Europe10.5555/3408352.3408519(726-731)Online publication date: 9-Mar-2020
- Naseer MAhmad WHasan O(2020)Formal Verification of ECCs for Memories Using ACL2Journal of Electronic Testing: Theory and Applications10.1007/s10836-020-05904-236:5(643-663)Online publication date: 1-Oct-2020
- Zhang HJiang J(2018)Cost-aware patch generation for multi-target function rectification of engineering change ordersProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196017(1-6)Online publication date: 24-Jun-2018
- Show More Cited By