Cited By
View all- Seyfari YLotfi SKarimpour J(2018)Optimizing inter-nest data locality in imperfect stencils based on loop blockingThe Journal of Supercomputing10.5555/3288339.328836574:10(5432-5460)Online publication date: 1-Oct-2018
- Rawat PKong MHenretty THolewinski JStock KPouchet LRamanujam JRountev ASadayappan P(2015)SDSLcProceedings of the 5th International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing10.1145/2830018.2830025(1-10)Online publication date: 15-Nov-2015
- Park EKartsaklis CJanjusic TCavazos JAmarasinghe SKamil SSadayappan P(2014)Trace-Driven Memory Access Pattern Recognition in Computational KernelsProceedings of the Second Workshop on Optimizing Stencil Computations10.1145/2686745.2686748(25-32)Online publication date: 20-Oct-2014
- Show More Cited By