Enabling Multi-level Network Modeling in Structural Simulation Toolkit for Next-Generation HPC Network Design Space Exploration
Authors: 
Sai P. Chenna, Nalini Kumar, Leonardo Borges, Michael Steyer, Philippe Thierry, Maria GarzaranAuthors Info & Claims
Pages 366 - 377
Abstract
The last decade has seen high-performance computing (HPC) systems become denser and denser. Higher node and rack density has led to development of multi-level networks - at socket, node, ‘pod’, rack, and between nodes. As sockets become more complex with integrated or co-packaged heterogeneous architectures, this network complexity is going to increase. In this paper, we extend Structural Simulation Toolkit (SST) to model these multi-level networks designs. We demonstrate this newly introduced capability by modeling a combination of a few different network topologies at different levels of the system and simulating the performance of collectives and some popular HPC communication patterns.
References
[1]
Frontier: ORNL’s exascale supercomputer designed to deliver world-leading performance in 2021. https://www.olcf.ornl.gov/frontier/
[2]
Stevens, R., Ramprakash, J., Messina, P., Papka, M., Riley, K.: Aurora: argonne’s next-generation exascale supercomputer. United States (2019)
[3]
Choquette, J.: NVIDIA hopper H100 GPU: scaling performance. IEEE Micro (2023).
[4]
Smith, A., Norman, J.: AMD Instinct™ MI200 series accelerator and node architectures. In: 2022 IEEE Hot Chips 34 Symposium (HCS). IEEE Computer Society (2022)
[5]
[6]
Rodrigues AF et al. The structural simulation toolkit ACM SIGMETRICS Perform. Eval. Rev. 2011 38 4 37-42
[7]
Casanova, H., Legrand, A., Quinson, M.: SimGrid: a generic framework for large-scale distributed experiments. In: Tenth International Conference on Computer Modeling and Simulation (uksim 2008), pp. 126–131. IEEE (2008)
[8]
Mubarak M et al. Enabling parallel simulation of large-scale HPC network systems IEEE Trans. Parallel Distrib. Syst. 2016 28 1 87-100
[9]
Musleh, M., et al.: Fabsim-X: a simulation framework for the analysis of large-scale topologies and congestion control protocols in data center networks. In: 2020 28th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE(2020)
[10]
Riley GF and Henderson TR Wehrle K, Günes M, and Gross J The ns-3 network simulator Modeling and Tools for Network Simulation 2010 Heidelberg Springer 15-34
[11]
Varga, A., Rudolf, H.: An overview of the OMNeT++ simulation environment. In: 1st International ICST Conference on Simulation Tools and Techniques for Communications, Networks and Systems (2010)
[12]
Jiang, N., et al.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE (2013)
[13]
Li S et al. DRAMsim3: a cycle-accurate, thermal-capable DRAM simulator IEEE Comput. Archit. Lett. 2020 19 2 106-109
[14]
Stevens J et al. An integrated simulation infrastructure for the entire memory hierarchy: cache, dram, nonvolatile memory, and disk Intel Technol. J. 2013 17 1 184-200
[15]
Leidel, J.D., Yong, C.: HMC-sim-2.0: a simulation platform for exploring custom memory cube operations. In: 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE (2016)
[16]
Kim Y, Yang W, and Mutlu O Ramulator: a fast and extensible DRAM simulator IEEE Comput. Archit. Lett. 2015 15 1 45-49
[17]
Bakhoda, A., et al.: Analyzing CUDA workloads using a detailed GPU simulator. In: 2009 IEEE International Symposium on Performance Analysis of Systems and Software. IEEE (2009)
[18]
Muñoz-Martínez, F., et al.: STONNE: enabling cycle-level microarchitectural simulation for DNN inference accelerators. In: 2021 IEEE International Symposium on Workload Characterization (IISWC). IEEE (2021)
Recommendations
Enabling Parallel Simulation of Large-Scale HPC Network Systems
With the increasing complexity of today’s high-performance computing (HPC) architectures, simulation has become an indispensable tool for exploring the design space of HPC systems—in particular, networks. In order to make effective design decisions, ...
Network slicing: a next generation 5G perspective
AbstractFifth-generation (5G) wireless networks are projected to bring a major transformation to the current fourth-generation network to support the billions of devices that will be connected to the Internet. 5G networks will enable new and powerful ...
Network-level Design Space Exploration of Resource-constrained Networks-of-Systems
Driven by recent advances in networking and computing technologies, distributed application scenarios are increasingly deployed on resource-constrained processing platforms. This includes networked embedded and cyber-physical systems as well as edge ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
May 2023
676 pages
ISBN:978-3-031-40842-7
DOI:10.1007/978-3-031-40843-4
© The Author(s), under exclusive license to Springer Nature Switzerland AG 2023.
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 25 August 2023
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 22 Sep 2024
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in