- Author:
- Rajeev Barua,
- Supervisors:
- Saman Amarasinghe,
- Anant Agarwal
No abstract available.
Cited By
- Chen G, Li F and Kandemir M Compiler-directed channel allocation for saving power in on-chip networks Conference record of the 33rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, (194-205)
- Chen G, Li F and Kandemir M (2006). Compiler-directed channel allocation for saving power in on-chip networks, ACM SIGPLAN Notices, 41:1, (194-205), Online publication date: 12-Jan-2006.
- Chen G, Li F, Kandemir M and Irwin M (2019). Reducing NoC energy consumption through compiler-directed channel voltage scaling, ACM SIGPLAN Notices, 41:6, (193-203), Online publication date: 11-Jun-2006.
- Chen G, Li F, Kandemir M and Irwin M Reducing NoC energy consumption through compiler-directed channel voltage scaling Proceedings of the 27th ACM SIGPLAN Conference on Programming Language Design and Implementation, (193-203)
- Barua R, Lee W, Amarasinghe S and Agarawal A (2001). Compiler Support for Scalable and Efficient Memory Systems, IEEE Transactions on Computers, 50:11, (1234-1247), Online publication date: 1-Nov-2001.
Recommendations
Maps: a compiler-managed memory system for raw machines
Special Issue: Proceedings of the 26th annual international symposium on Computer architecture (ISCA '99)This paper describes Maps, a compiler managed memory system for Raw architectures. Traditional processors for sequential programs maintain the abstraction of a unified memory by using a single centralized memory system. This implementation leads to the ...
Maps: a compiler-managed memory system for raw machines
ISCA '99: Proceedings of the 26th annual international symposium on Computer architectureThis paper describes Maps, a compiler managed memory system for Raw architectures. Traditional processors for sequential programs maintain the abstraction of a unified memory by using a single centralized memory system. This implementation leads to the ...
WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...