Hardware verification.
- Author:
- Todd Jeffry Wagner
Abstract
No abstract available.
Cited By
- Berthet C and Cerny E (2019). An Algebraic Model for Asynchronous Circuits Verification, IEEE Transactions on Computers, 37:7, (835-847), Online publication date: 1-Jul-1988.
- Darringer J The application of program verification techniques to hardware verification Papers on Twenty-five years of electronic design automation, (373-379)
- Weise D Functional verification of MOS circuits Proceedings of the 24th ACM/IEEE Design Automation Conference, (265-270)
- Wojcik A, Kljaich J and Srinivas N A formal design verification system based on an automated reasoning system Proceedings of the 21st Design Automation Conference, (641-647)
- Wojcik A Formal design verification of digital systems Proceedings of the 20th Design Automation Conference, (228-234)
- Maruyama F, Uehara T, Kawato N and Saito T A verification technique for hardware designs Proceedings of the 19th Design Automation Conference, (832-841)
- Darringer J The application of program verification techniques to hardware verification Proceedings of the 16th Design Automation Conference, (375-381)
Please enable JavaScript to view thecomments powered by Disqus.
Recommendations
Enabling Hardware Verification through Design Changes
ICFEM '02: Proceedings of the 4th International Conference on Formal Engineering Methods: Formal Methods and Software EngineeringThe IEEE-754 floating-point standard, used in nearly all floating-point applications, is considered as one of the most important standards. Deep datapath and algorithm complexity have made the verification of such floating-point units a very hard task. ...
Hardware timing verification using KRONOS
ICCSSE '96: Proceedings of the 7th Israeli Conference on Computer-Based Systems and Software EngineeringIn this paper we describe the KRONOS system, a tool for verifying real-time properties based on the model of timed-automata. As an example, we show how KRONOS is applied to the verification of a MOS circuit under various delay assumptions.