Performance of the IPSC/860 Node ArchitectureMay 1991
- Author:
- Steven A. Moyer
Abstract
No abstract available.
Cited By
- McKee S Reflections on the memory wall Proceedings of the 1st conference on Computing frontiers
- Mckee S and Wulf W Access ordering and memory-conscious cache utilization Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture
- Nakamura H, Boku T, Wada H, Imori H, Nakata I, Inagami Y, Nakazawa K and Yamashita Y A scalar architecture for pseudo vector processing based on slide-windowed registers Proceedings of the 7th international conference on Supercomputing, (298-307)
- Clement M and Quinn M Analytical performance prediction on multicomputers Proceedings of the 1993 ACM/IEEE conference on Supercomputing, (886-894)
- Nakazawa K, Nakamura H, Imori H and Kawabe S Pseudo vector processor based on register-windowed superscalar pipeline Proceedings of the 1992 ACM/IEEE conference on Supercomputing, (642-651)
- Baker H (1991). Precise instruction scheduling without a precise machine model, ACM SIGARCH Computer Architecture News, 19:6, (4-8), Online publication date: 1-Dec-1991.
Please enable JavaScript to view thecomments powered by Disqus.
Recommendations
Performance of Panel and Block Approaches to Sparse Cholesky Factorization on the iPSC/860 and Paragon Multicomputers
Sparse Cholesky factorization has historically achieved extremely low performance on distributed-memory multiprocessors. We believe that three issues must be addressed to improve this situation: (1) parallel factorization methods must be based on more ...