- Author:
- Michael N Nelson
Sprite is an operating system being designed for a network of powerful personal workstations. A virtual memory system has been designed for Sprite that currently runs on the Sun architecture. This virtual memory system has several important features. First, it allows processes to share memory. Second, it allows all of the physical pages of memory to be in use at the same time; that is, no pool of free pages is required. Third, it performs remote paging. Finally, it speeds program startup by using free memory as a cache for recently-used programs.
Cited By
- Wood D and Katz R Supporting reference and dirty bits in SPUR's virtual address cache Proceedings of the 16th annual international symposium on Computer architecture, (122-130)
- Wood D and Katz R (1989). Supporting reference and dirty bits in SPUR's virtual address cache, ACM SIGARCH Computer Architecture News, 17:3, (122-130), Online publication date: 1-Jun-1989.
- Holliday M Page table management in local/remote architectures Proceedings of the 2nd international conference on Supercomputing, (1-8)
- Patterson D (1987). A progress report on SPUR: February 1, 1987, ACM SIGARCH Computer Architecture News, 15:1, (15-21), Online publication date: 1-Mar-1987.
- Nelson M, Welch B and Ousterhout J (1987). Caching in the Sprite network file system, ACM SIGOPS Operating Systems Review, 21:5, (3-4), Online publication date: 1-Nov-1987.
- Nelson M, Welch B and Ousterhout J Caching in the Sprite network file system Proceedings of the eleventh ACM Symposium on Operating systems principles, (3-4)
Recommendations
Energy-aware flash memory management in virtual memory system
The traditional virtual memory system is designed for decades assuming a magnetic disk as the secondary storage. Recently, flash memory becomes a popular storage alternative for many portable devices with the continuing improvements on its capacity, ...
Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent SystemsReplacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...