A local clocking approach for self-timed datapath designs
Abstract
Recommendations
Technology mapping of timed circuits
ASYNC '95: Proceedings of the 2nd Working Conference on Asynchronous Design MethodologiesThis paper presents an automated procedure for the technology mapping of timed circuits to practical gate libraries. Timed circuits are a class of asynchronous circuits that incorporate explicit timing information in the specification which is used ...
Fully asynchronous, robust, high-throughput arithmetic structures
VLSID '95: Proceedings of the 8th International Conference on VLSI DesignThis paper presents some novel circuit designs for bit serial adders and multipliers built out of some unusual, but well-defined circuit primitives. The circuits are fully delay-insensitive, provide good reliability and speed, and are easily verified. ...
A complex-number multiplier using radix-4 digits
ARITH '95: Proceedings of the 12th Symposium on Computer ArithmeticThis paper describes the design of a 16/spl times/16 complex-number multiplier developed as part of the arithmetic datapath of a complex-number digital signal processor. The complex-number multiplier internally uses binary signed digits for fast ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0