Article

Perfect Pipelining: A New Loop Parallelization Technique

Authors:

Alexander Aiken,

Alexandru NicolauAuthors Info & Claims

ESOP '88: Proceedings of the 2nd European Symposium on Programming

Pages 221 - 235

Published: 21 March 1988 Publication History

Abstract

No abstract available.

Cited By

View all

Deiana ESt-Amour VDinda PHardavellas NCampanoni S(2018)Unconventional Parallelization of Nondeterministic ApplicationsACM SIGPLAN Notices10.1145/3296957.317318153:2(432-447)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3296957.3173181
Deiana ESt-Amour VDinda PHardavellas NCampanoni SShen XTuck JBianchini RSarkar V(2018)Unconventional Parallelization of Nondeterministic ApplicationsProceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3173162.3173181(432-447)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3173162.3173181
Campanoni SHolloway GWei GBrooks DOlukotun KSmith AHundt RMars J(2015)HELIX-UPProceedings of the 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization10.5555/2738600.2738630(235-245)Online publication date: 7-Feb-2015
https://dl.acm.org/doi/10.5555/2738600.2738630
Show More Cited By

Perfect Pipelining: A New Loop Parallelization Technique
1. Hardware
  1. Electronic design automation
  2. Integrated circuits
    1. Logic circuits
2. Theory of computation
  1. Models of computation
    1. Concurrency

Recommendations

Parallel-stage decoupled software pipelining
CGO '08: Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization

In recent years, the microprocessor industry has embraced chip multiprocessors (CMPs), also known as multi-core architectures, as the dominant design paradigm. For existing and new applications to make effective use of CMPs, it is desirable that ...
Timing optimization via nest-loop pipelining considering code size

Embedded systems have strict timing and code size requirements. Software pipelining is one of the most important optimization techniques to improve the execution time of loops by increasing the parallelism among successive loop iterations. However, ...
Software Pipelining of Nested Loops
CC '01: Proceedings of the 10th International Conference on Compiler Construction

Software pipelining is a technique to improve the performance of a loop by overlapping the execution of several iterations. The execution of a software-pipelined loop goes through three phases: prolog, kernel, and epilog. Software pipelining works best ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ESOP '88: Proceedings of the 2nd European Symposium on Programming

March 1988

378 pages

ISBN:3540190279

Editor:
Harald Ganzinger

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 21 March 1988

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

45
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Deiana ESt-Amour VDinda PHardavellas NCampanoni S(2018)Unconventional Parallelization of Nondeterministic ApplicationsACM SIGPLAN Notices10.1145/3296957.317318153:2(432-447)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3296957.3173181
Deiana ESt-Amour VDinda PHardavellas NCampanoni SShen XTuck JBianchini RSarkar V(2018)Unconventional Parallelization of Nondeterministic ApplicationsProceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3173162.3173181(432-447)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3173162.3173181
Campanoni SHolloway GWei GBrooks DOlukotun KSmith AHundt RMars J(2015)HELIX-UPProceedings of the 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization10.5555/2738600.2738630(235-245)Online publication date: 7-Feb-2015
https://dl.acm.org/doi/10.5555/2738600.2738630
Li PZhang PPouchet LCong JConstantinides GChen D(2015)Resource-Aware Throughput Optimization for High-Level SynthesisProceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/2684746.2689065(200-209)Online publication date: 22-Feb-2015
https://dl.acm.org/doi/10.1145/2684746.2689065
Pienaar JChakradhar SRaghunathan AHollingsworth J(2012)Automatic generation of software pipelines for heterogeneous parallel systemsProceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis10.5555/2388996.2389029(1-12)Online publication date: 10-Nov-2012
https://dl.acm.org/doi/10.5555/2388996.2389029
Campanoni SJones THolloway GReddi VWei GBrooks DEidt CHoller ASrinivasan UAmarasinghe S(2012)HELIXProceedings of the Tenth International Symposium on Code Generation and Optimization10.1145/2259016.2259028(84-93)Online publication date: 31-Mar-2012
https://dl.acm.org/doi/10.1145/2259016.2259028
Gill GHansen JSingh MHassoun S(2006)Loop pipelining for high-throughput stream computation using self-timed ringsProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233559(289-296)Online publication date: 5-Nov-2006
https://dl.acm.org/doi/10.1145/1233501.1233559
Pister MKästner DKavi KCytron R(2005)Generic software pipelining at the assembly levelProceedings of the 2005 workshop on Software and compilers for embedded systems10.1145/1140389.1140395(50-61)Online publication date: 29-Sep-2005
https://dl.acm.org/doi/10.1145/1140389.1140395
So WDean A(2005)Complementing software pipelining with software thread integrationACM SIGPLAN Notices10.1145/1070891.106593040:7(137-146)Online publication date: 15-Jun-2005
https://dl.acm.org/doi/10.1145/1070891.1065930
So WDean APaek YGupta R(2005)Complementing software pipelining with software thread integrationProceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems10.1145/1065910.1065930(137-146)Online publication date: 15-Jun-2005
https://dl.acm.org/doi/10.1145/1065910.1065930
Show More Cited By

View Options

View options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Cited By

Recommendations

Parallel-stage decoupled software pipelining

Timing optimization via nest-loop pipelining considering code size

Software Pipelining of Nested Loops

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations