- Authors:
- Soumitra Kumar Nandy,
- Masahisa Fujita
This book discusses in detail the issues relating to both hardware and software design of coarse grain reconfigurable architectures, which can deliver high performance with less energy consumption as the hardware adjusts dynamically for the given application. Techniques are described with which the micro-architecture can be re-structured at the level of groups of operations instead of individual operations as in fine grain reconfiguration. Using embedded applications with high performance demands as motivation, the book takes the reader step-by-step through state-of-the-art approaches, from defining the architecture, to designing execution-driven optimizations, to realization of the architecture on silicon. Empirical results are shown for various, real applications.
Recommendations
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations
Signal processors exploiting ASIC acceleration suffer from sky-rocketing manufacturing costs and long design cycles. FPGA-based systems provide a programmable alternative for exploiting computation parallelism, but the flexibility they provide is not as ...