D. Bernstein, D. Cohen, Y. Lavon, and V. Rainish, "Performance Evaluation of Instruction Scheduling on the IBM RISC System/6000," Proc. MICRO-25, Dec. 1992, pp. 226-235.

Digital Library

Google Scholar

[6]

D. Bradlee, S. Eggers, and R. Henry, "Integrated Register Allocation and Instruction Scheduling for RISCs," Proc. ASPLOS-IV, Apr. 1991, pp. 122- 131.

Digital Library

Google Scholar

[7]

S. Cox, "Code Scheduling for the MC88110 Superscalar RISC Processor Using Reservation Tables," M.S. Paper, Dept. of Computer Science, Clemson Univ., Dec. 1992.

Google Scholar

[8]

K. Diefendorff and M. Allen, "The Motorola 88110 Superscalar RISC Microprocessor," Proc. IEEE COMPCON, Feb. 1992, pp. 157-162.

Digital Library

Google Scholar

[9]

K. Diefendorff and M. Allen, "Organization of the Motorbla 88110 Superscalar RISC Microprocessor,'' IEEE Micro, April 1992, pp. 40-63.

Digital Library

Google Scholar

[10]

J. Fisher, "Trace Scheduling, A Technique for Global Microcode Compaction," IEEE Trans. Computers, July 1981, pp. 478-490.

Digital Library

Google Scholar

[11]

S. Krishnamurthy, "A Brief Survey of Papers on Scheduling for Pipelined Processors," SIGPLAN Notices, July 1990, pp. 97-106.

Digital Library

Google Scholar

[12]

A. Nicolau, "Percolation Scheduling: A Parallel Compilation Technique," Tech. Rept. TR-85-678, Cornell University, May 1985.

Digital Library

Google Scholar

[13]

M. Phillip, "Performance Issues for the 88110 RISC Microprocessor," Proc. IEEE COMPCON, Feb. 1992, pp. 163-168.

Digital Library

Google Scholar

[14]

M. Smotherman, S. Krishnamurthy, P.S. Aravind, and D. Hunnicutt, "Efficient DAG Construction and Heuristic Calculation for Instruction Scheduling," Proc. MICRO-24, Nov. 1991, pp. 93- 102.

Digital Library

Google Scholar

[15]

J. Walicki and J. Laughlin, "Operation Scheduling in Reconfigurable, Multifunction Pipelines," Proc. MICRO-20, Dec. 1987, pp. 80-87. {Also appears in SIGMICRO Newsletter, Sept. 1988, pp. 42-45.}

Digital Library

Google Scholar

[16]

H. Warren, "Instruction Scheduling for the iBM RISC System/6000 Processor," IBM J. Research and Development, Jan. 1990, pp. 85-92.

Digital Library

Google Scholar

[17]

G. Wood, "Global Optimization of Microprograms Through Modular Control Constructs," Proc. MICRO-12, 1979, pp. 1-6.

Digital Library

Google Scholar

Cited By

View all

Conte TMenezes KMills PPatel B(1995)Optimization of instruction fetch mechanisms for high issue ratesACM SIGARCH Computer Architecture News10.1145/225830.22444423:2(333-344)Online publication date: 1-May-1995
https://dl.acm.org/doi/10.1145/225830.224444
Conte TMenezes KMills PPatel BPatterson D(1995)Optimization of instruction fetch mechanisms for high issue ratesProceedings of the 22nd annual international symposium on Computer architecture10.1145/223982.224444(333-344)Online publication date: 1-Jul-1995
https://dl.acm.org/doi/10.1145/223982.224444
Lo RChan SChow FLiu SMulder HFarrens M(1994)Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distributionProceedings of the 27th annual international symposium on Microarchitecture10.1145/192724.192745(148-152)Online publication date: 30-Nov-1994
https://dl.acm.org/doi/10.1145/192724.192745

Instruction scheduling for the Motorola 88110

Recommendations

Run-time versus compile-time instruction scheduling in superscalar (RISC) processors: performance and tradeoffs
HIPC '96: Proceedings of the Third International Conference on High-Performance Computing (HiPC '96)

The RISC revolution has spurred the development of processors with increasing degrees of instruction level parallelism (ILP). In order to realize the full potential of these processors, multiple instructions must continuously be issued and executed in a ...
Enhancing instruction level parallelism through compiler-controlled speculation
Retargetable instruction scheduling for pipelined processors

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

MICRO 26: Proceedings of the 26th annual international symposium on Microarchitecture

December 1993

276 pages

ISBN:0818652802

Chairmen:
Andrew Wolfe
Princeton Univ., Princeton, NJ
,
William Mangione-Smith
Motorola

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 December 1993

Check for updates

Author Tags

Qualifiers

Article

Conference

MICRO93

Sponsor:

SIGMICRO
IEEE-CS\TCMM

MICRO93: 26th Annual International Symposium on Microarchitecture

December 1 - 3, 1993

Texas, Austin, USA

Acceptance Rates

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
474
Total Downloads

Downloads (Last 12 months)104
Downloads (Last 6 weeks)15

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Conte TMenezes KMills PPatel B(1995)Optimization of instruction fetch mechanisms for high issue ratesACM SIGARCH Computer Architecture News10.1145/225830.22444423:2(333-344)Online publication date: 1-May-1995
https://dl.acm.org/doi/10.1145/225830.224444
Conte TMenezes KMills PPatel BPatterson D(1995)Optimization of instruction fetch mechanisms for high issue ratesProceedings of the 22nd annual international symposium on Computer architecture10.1145/223982.224444(333-344)Online publication date: 1-Jul-1995
https://dl.acm.org/doi/10.1145/223982.224444
Lo RChan SChow FLiu SMulder HFarrens M(1994)Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distributionProceedings of the 27th annual international symposium on Microarchitecture10.1145/192724.192745(148-152)Online publication date: 30-Nov-1994
https://dl.acm.org/doi/10.1145/192724.192745

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Run-time versus compile-time instruction scheduling in superscalar (RISC) processors: performance and tradeoffs

Enhancing instruction level parallelism through compiler-controlled speculation

Retargetable instruction scheduling for pipelined processors