Nothing Special   »   [go: up one dir, main page]

skip to main content
Skip header Section
High Performance Switches and RoutersMarch 2007
Publisher:
  • Wiley-IEEE Press
ISBN:978-0-470-05367-6
Published:01 March 2007
Skip Bibliometrics Section
Reflects downloads up to 04 Oct 2024Bibliometrics
Abstract

No abstract available.

Cited By

  1. Xin Y, Li W, Jia C, Li X, Xu Y, Liu B, Tian Z and Zhang W (2024). Recursive Multi-Tree Construction With Efficient Rule Sifting for Packet Classification on FPGA, IEEE/ACM Transactions on Networking, 32:2, (1707-1722), Online publication date: 1-Apr-2024.
  2. Xin Y, Li W, Tang G, Yang T, Hu X and Wang Y (2022). FPGA-Based Updatable Packet Classification Using TSS-Combined Bit-Selecting Tree, IEEE/ACM Transactions on Networking, 30:6, (2760-2775), Online publication date: 1-Dec-2022.
  3. ACM
    Higuchi S, Takemasa J, Koizumi Y, Tagami A and Hasegawa T (2021). Feasibility of Longest Prefix Matching using Learned Index Structures, ACM SIGMETRICS Performance Evaluation Review, 48:4, (45-48), Online publication date: 17-May-2021.
  4. ACM
    Lim C, Lee K, Wang H, Weatherspoon H and Tang A (2019). Packet Clustering Introduced by Routers, ACM Transactions on Modeling and Performance Evaluation of Computing Systems, 4:3, (1-28), Online publication date: 17-Sep-2019.
  5. Stimpfling T, Belanger N, Langlois J and Savaria Y (2019). SHIP, IEEE/ACM Transactions on Networking, 27:4, (1529-1542), Online publication date: 1-Aug-2019.
  6. ACM
    Tashev T, Tasheva R and Petrov P Determination of the Computer Modelling Precision for Throughput of Switch Node with LPF-algorithm Proceedings of the 20th International Conference on Computer Systems and Technologies, (141-145)
  7. Malboubi M (2018). Optimal-Coherent Network Inference (OCNI): Principles and Applications, IEEE Transactions on Network and Service Management, 15:2, (811-824), Online publication date: 1-Jun-2018.
  8. Stimpfling T, Langlois J, Bélanger N and Savaria Y A low-latency memory-efficient IPv6 lookup engine implemented on FPGA using high-level synthesis Proceedings of the 18th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, (402-411)
  9. Huang D, Chen C and Thanavel M Fast packet classification on OpenFlow switches using multiple R*-tree based bitmap intersection NOMS 2018 - 2018 IEEE/IFIP Network Operations and Management Symposium, (1-9)
  10. Li W, Li X, Li H and Xie G CutSplit: A Decision-Tree Combining Cutting and Splitting for Scalable Packet Classification IEEE INFOCOM 2018 - IEEE Conference on Computer Communications, (2645-2653)
  11. ACM
    Gosain D, Agarwal A, Chakravarty S and Acharya H The Devil's in The Details Proceedings of the 33rd Annual Computer Security Applications Conference, (577-589)
  12. Giaccone P, Pretti M, Syrivelis D, Koutsopoulos I and Tassiulas L (2017). Design and implementation of a belief-propagation scheduler for multicast traffic in input-queued switches, Computer Communications, 103:C, (141-152), Online publication date: 1-May-2017.
  13. Yin X, niemier M and Hu X Design and benchmarking of ferroelectric FET based TCAM Proceedings of the Conference on Design, Automation & Test in Europe, (1448-1453)
  14. ACM
    Abdi S, Aftab U, Bailey G, Boughzala B, Dewal F, Parsazad S and Tremblay E PFPSim Proceedings of the 2016 Symposium on Architectures for Networking and Communications Systems, (55-60)
  15. Rottenstreich O, Keslassy I, Hassidim A, Kaplan H and Porat E (2016). Optimal in/out TCAM encodings of ranges, IEEE/ACM Transactions on Networking, 24:1, (555-568), Online publication date: 1-Feb-2016.
  16. Ben-Itzhak Y, Cidon I, Kolodny A, Shabun M and Shmuel N (2015). Heterogeneous NoC Router Architecture, IEEE Transactions on Parallel and Distributed Systems, 26:9, (2479-2492), Online publication date: 1-Sep-2015.
  17. Zerbini C and Finochietto J (2015). Optimization of lookup schemes for flow-based packet classification on FPGAs, International Journal of Reconfigurable Computing, 2015, (3-3), Online publication date: 1-Jan-2015.
  18. ACM
    Tashev T and Monov V Computer simulations of a modified MiMa-algorithm for a crossbar packet switch Proceedings of the 15th International Conference on Computer Systems and Technologies, (94-99)
  19. ACM
    Afek Y, Bremler-Barr A and Schiff L Recursive design of hardware priority queues Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures, (23-32)
  20. Nakahara H, Sasao T and Matsuura M An architecture for IPv6 lookup using parallel index generation units Proceedings of the 9th international conference on Reconfigurable Computing: architectures, tools, and applications, (59-71)
  21. Danilewicz G and Dziuba M MSMPS packet scheduling algorithm for VOQ switches Proceedings of the 24th International Teletraffic Congress, (1-2)
  22. ACM
    Zhu Y, Deng Y and Chen Y Hermes Proceedings of the 48th Design Automation Conference, (1044-1049)
  23. Hanna M, Cho S and Melhem R A novel scalable IPv6 lookup scheme using compressed pipelined tries Proceedings of the 10th international IFIP TC 6 conference on Networking - Volume Part I, (406-419)
  24. ACM
    Kalendar M, Jakimovska D, Tentov A and Dokoski G Novel processor architecture for modified advanced routing in NGN Proceedings of the 2011 ACM Symposium on Applied Computing, (486-491)
  25. Bianco A, Hay D and Neri F (2011). Crosstalk-preventing scheduling in single-and two-stage AWG-based cell switches, IEEE/ACM Transactions on Networking, 19:1, (142-155), Online publication date: 1-Feb-2011.
  26. Kao Y, Alfaraj N, Yang M and Chao H Design of High-Radix Clos Network-on-Chip Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, (181-188)
  27. Rottenstreich O and Keslassy I Worst-case TCAM rule expansion Proceedings of the 29th conference on Information communications, (456-460)
  28. Mu S, Zhang X, Zhang N, Lu J, Deng Y and Zhang S IP routing processing with graphic processors Proceedings of the Conference on Design, Automation and Test in Europe, (93-98)
  29. Chin K A new integrated unicast/multicast scheduler for input-queued switches Proceedings of the Eighth Australasian Symposium on Parallel and Distributed Computing - Volume 107, (13-20)
  30. Bianco A, Hay D and Neri F Crosstalk-preventing scheduling in AWG-based cell switches Proceedings of the 28th IEEE conference on Global telecommunications, (98-104)
  31. ACM
    Xu Y, Liu Z, Zhang Z and Chao H An ultra high throughput and memory efficient pipeline architecture for multi-match packet classification without TCAMs Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, (189-198)
  32. Wang X, Jiang X and Horiguchi S Constructing optical buffers with switches and fiber delay lines Proceedings of the 15th Asia-Pacific conference on Communications, (475-478)
  33. Yang F, Wang Z, Chen J and Liu Y A parallel packet switch supporting differentiated QoS based on weighted layer assignment Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing, (4286-4289)
  34. Yang F, Wang Z, Chen J and Liu Y Design of parallel packet switch simulation system based on NS2 Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing, (4144-4147)
  35. Kim J, Ko M, Kang H and Kim J A Hybrid IP Forwarding Engine with High Performance and Low Power Proceedings of the International Conference on Computational Science and Its Applications: Part II, (888-899)
  36. Nguyen K and Jaumard B A distributed and scalable RSVP-TE architecture for next generation IP routers Proceedings of the 15th international conference on High Performance Switching and Routing, (172-177)
  37. ACM
    Roy K, Vaidyanathan R and Trahan J Input-queued switches with logarithmic delay Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, (121-122)
  38. Kim J and Kim J An efficient IP lookup architecture with fast update using single-match TCAMs Proceedings of the 6th international conference on Wired/wireless internet communications, (104-114)
Contributors
  • New York University

Reviews

Radu State

For most of us, routers and switches are just small boxes that have some small diodes on the front, and one to several network ports on the back. For those that attend a networking class, the functionality of these devices will become familiar, while still maintaining a certain veil over the underlying technology, computing paradigms, and specific development constraints related to their manufacturing. The high-speed networking environment of today requires network appliances to work at wire speed, while still severely limiting the underlying system resources: available flash memory, power consumption, and processor power. The interested reader might find relevant background material in the conference proceedings of some major events from the Association for Computing Machinery (ACM) Special Interest Group on Data Communications (SIGCOMM) and the Institute of Electrical and Electronics Engineers (IEEE) InfoCom, but important individual investigation and research is required. This book fills an important gap in existing computer science literature, and addresses exactly these items. It contains an extremely valuable overview on all-important ideas and results related to the system design of routers, switches, and packet processing network appliances (for example, firewalls). The book is structured into two main logical parts. The first part is dedicated to the algorithms and data structures needed for fast Internet protocol (IP) layer packet processing. The best illustration for this is the per packet address lookup that is completed by a router, where fast data lookup algorithms coupled with compact data representations are essential. Research in the past years addressed this topic, and this book does an outstanding job in reviewing the relevant previous work, and describing in a comprehensive way the major approaches. The second part of the book addresses the major architectural patterns for designing efficient switches. In this part, which outweighs by a factor of three the first part, the reader is introduced to the conceptual models for switches—the addressed scope is huge, and ranges from dated models up to the most recent ones, which are the core building blocks of modern high-performance network backbones. The work of the two authors is impressive: the presentation is complete, and the illustrations and comments make the reading easy. The only negative point is that sometimes the authors should have included more mathematical material, and addressed the associated proofs for some of the key results. The target audience of this book remains a niche one: engineers working in this domain and advanced graduate students in computer science. For this category of readers, this book is necessary; the overall reading experience is highly rewarding. The book can also serve as a course book for an advanced class in computer networks. Unique in its approach and scope, and written in an easy-to-follow manner, I strongly recommend it to the interested reading community. Online Computing Reviews Service

Charles Kenneth Davis

Internet traffic is growing dramatically. This is due to the increasing load of voice, audio, video, TV, and gaming that is transmitted using the robust and reliable Internet protocol (IP). The range of rapidly growing Internet-based services (including wireless applications) is becoming ubiquitous. All of this will translate into increasingly higher volumes of Internet traffic. This book is targeted at advanced students in electrical engineering, computer engineering, or computer science. The book is a readable, and mostly clear, presentation of complex, highly technical subject matter. It discusses the design and operation of the next generation of packet processing network switches and routers. For those with a technical understanding of networking, and an interest in the state of the art in routing and switching, this is a must-read book. The text is dense with technically sophisticated, conceptual material, and is supplemented with numerous diagrams and figures. It is a fascinating and informative read for those with a technical background. This book begins with a general discussion of present and future IP network architectures and IP address handling. Next comes a review of packet traffic management, and of the basics of traffic management. The following ten chapters are on various types of packet switch designs for network switches. Each of these chapters explains the organization, architecture, and switching logic of a key family of switches (including shared-memory switches, input-buffered switches, banyan-based switches, knockout-based switches, the abacus switch, crosspoint buffered switches, Clos-network switches, multiplane multistage buffered switches, load-balanced switches, and optical packet switches). These chapters provide a rich overview of approaches to network switching. The final chapter discusses high-speed router chip sets, focusing on traffic management chips and switching fabric chips. A principle theme throughout the book is sustaining quality of service (QoS) in network performance as a part of switch design. In recent decades, there has been a build-out of optical fiber transmission facilities, leaving that part of IP networks with virtually unlimited, mostly untapped capacity. Simultaneously, the demand for Internet services has surged, which has increased network traffic loads dramatically. Thus, the critical issues for the next generation of networking must be to develop and deploy a fabric of new switches that can handle this growing workload with acceptable QoS, and to begin to realize the potential of the transmission speeds inherent with fiber optics. Given the prescribed agenda, this book is a welcome treatment of key conceptual and design approaches to network packet switching, especially in a time when developing faster, more advanced switching capabilities for the Internet is increasingly of paramount importance. Online Computing Reviews Service

Access critical reviews of Computing literature here

Become a reviewer for Computing Reviews.

Please enable JavaScript to view thecomments powered by Disqus.

Recommendations