Abstract
No abstract available.
Cited By
- Xin Y, Li W, Jia C, Li X, Xu Y, Liu B, Tian Z and Zhang W (2024). Recursive Multi-Tree Construction With Efficient Rule Sifting for Packet Classification on FPGA, IEEE/ACM Transactions on Networking, 32:2, (1707-1722), Online publication date: 1-Apr-2024.
- Xin Y, Li W, Tang G, Yang T, Hu X and Wang Y (2022). FPGA-Based Updatable Packet Classification Using TSS-Combined Bit-Selecting Tree, IEEE/ACM Transactions on Networking, 30:6, (2760-2775), Online publication date: 1-Dec-2022.
- Higuchi S, Takemasa J, Koizumi Y, Tagami A and Hasegawa T (2021). Feasibility of Longest Prefix Matching using Learned Index Structures, ACM SIGMETRICS Performance Evaluation Review, 48:4, (45-48), Online publication date: 17-May-2021.
- Lim C, Lee K, Wang H, Weatherspoon H and Tang A (2019). Packet Clustering Introduced by Routers, ACM Transactions on Modeling and Performance Evaluation of Computing Systems, 4:3, (1-28), Online publication date: 17-Sep-2019.
- Stimpfling T, Belanger N, Langlois J and Savaria Y (2019). SHIP, IEEE/ACM Transactions on Networking, 27:4, (1529-1542), Online publication date: 1-Aug-2019.
- Tashev T, Tasheva R and Petrov P Determination of the Computer Modelling Precision for Throughput of Switch Node with LPF-algorithm Proceedings of the 20th International Conference on Computer Systems and Technologies, (141-145)
- Malboubi M (2018). Optimal-Coherent Network Inference (OCNI): Principles and Applications, IEEE Transactions on Network and Service Management, 15:2, (811-824), Online publication date: 1-Jun-2018.
- Stimpfling T, Langlois J, Bélanger N and Savaria Y A low-latency memory-efficient IPv6 lookup engine implemented on FPGA using high-level synthesis Proceedings of the 18th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, (402-411)
- Huang D, Chen C and Thanavel M Fast packet classification on OpenFlow switches using multiple R*-tree based bitmap intersection NOMS 2018 - 2018 IEEE/IFIP Network Operations and Management Symposium, (1-9)
- Li W, Li X, Li H and Xie G CutSplit: A Decision-Tree Combining Cutting and Splitting for Scalable Packet Classification IEEE INFOCOM 2018 - IEEE Conference on Computer Communications, (2645-2653)
- Gosain D, Agarwal A, Chakravarty S and Acharya H The Devil's in The Details Proceedings of the 33rd Annual Computer Security Applications Conference, (577-589)
- Giaccone P, Pretti M, Syrivelis D, Koutsopoulos I and Tassiulas L (2017). Design and implementation of a belief-propagation scheduler for multicast traffic in input-queued switches, Computer Communications, 103:C, (141-152), Online publication date: 1-May-2017.
- Yin X, niemier M and Hu X Design and benchmarking of ferroelectric FET based TCAM Proceedings of the Conference on Design, Automation & Test in Europe, (1448-1453)
- Abdi S, Aftab U, Bailey G, Boughzala B, Dewal F, Parsazad S and Tremblay E PFPSim Proceedings of the 2016 Symposium on Architectures for Networking and Communications Systems, (55-60)
- Rottenstreich O, Keslassy I, Hassidim A, Kaplan H and Porat E (2016). Optimal in/out TCAM encodings of ranges, IEEE/ACM Transactions on Networking, 24:1, (555-568), Online publication date: 1-Feb-2016.
- Ben-Itzhak Y, Cidon I, Kolodny A, Shabun M and Shmuel N (2015). Heterogeneous NoC Router Architecture, IEEE Transactions on Parallel and Distributed Systems, 26:9, (2479-2492), Online publication date: 1-Sep-2015.
- Zerbini C and Finochietto J (2015). Optimization of lookup schemes for flow-based packet classification on FPGAs, International Journal of Reconfigurable Computing, 2015, (3-3), Online publication date: 1-Jan-2015.
- Tashev T and Monov V Computer simulations of a modified MiMa-algorithm for a crossbar packet switch Proceedings of the 15th International Conference on Computer Systems and Technologies, (94-99)
- Afek Y, Bremler-Barr A and Schiff L Recursive design of hardware priority queues Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures, (23-32)
- Nakahara H, Sasao T and Matsuura M An architecture for IPv6 lookup using parallel index generation units Proceedings of the 9th international conference on Reconfigurable Computing: architectures, tools, and applications, (59-71)
- Danilewicz G and Dziuba M MSMPS packet scheduling algorithm for VOQ switches Proceedings of the 24th International Teletraffic Congress, (1-2)
- Zhu Y, Deng Y and Chen Y Hermes Proceedings of the 48th Design Automation Conference, (1044-1049)
- Hanna M, Cho S and Melhem R A novel scalable IPv6 lookup scheme using compressed pipelined tries Proceedings of the 10th international IFIP TC 6 conference on Networking - Volume Part I, (406-419)
- Kalendar M, Jakimovska D, Tentov A and Dokoski G Novel processor architecture for modified advanced routing in NGN Proceedings of the 2011 ACM Symposium on Applied Computing, (486-491)
- Bianco A, Hay D and Neri F (2011). Crosstalk-preventing scheduling in single-and two-stage AWG-based cell switches, IEEE/ACM Transactions on Networking, 19:1, (142-155), Online publication date: 1-Feb-2011.
- Kao Y, Alfaraj N, Yang M and Chao H Design of High-Radix Clos Network-on-Chip Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, (181-188)
- Rottenstreich O and Keslassy I Worst-case TCAM rule expansion Proceedings of the 29th conference on Information communications, (456-460)
- Mu S, Zhang X, Zhang N, Lu J, Deng Y and Zhang S IP routing processing with graphic processors Proceedings of the Conference on Design, Automation and Test in Europe, (93-98)
- Chin K A new integrated unicast/multicast scheduler for input-queued switches Proceedings of the Eighth Australasian Symposium on Parallel and Distributed Computing - Volume 107, (13-20)
- Bianco A, Hay D and Neri F Crosstalk-preventing scheduling in AWG-based cell switches Proceedings of the 28th IEEE conference on Global telecommunications, (98-104)
- Xu Y, Liu Z, Zhang Z and Chao H An ultra high throughput and memory efficient pipeline architecture for multi-match packet classification without TCAMs Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, (189-198)
- Wang X, Jiang X and Horiguchi S Constructing optical buffers with switches and fiber delay lines Proceedings of the 15th Asia-Pacific conference on Communications, (475-478)
- Yang F, Wang Z, Chen J and Liu Y A parallel packet switch supporting differentiated QoS based on weighted layer assignment Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing, (4286-4289)
- Yang F, Wang Z, Chen J and Liu Y Design of parallel packet switch simulation system based on NS2 Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing, (4144-4147)
- Kim J, Ko M, Kang H and Kim J A Hybrid IP Forwarding Engine with High Performance and Low Power Proceedings of the International Conference on Computational Science and Its Applications: Part II, (888-899)
- Nguyen K and Jaumard B A distributed and scalable RSVP-TE architecture for next generation IP routers Proceedings of the 15th international conference on High Performance Switching and Routing, (172-177)
- Roy K, Vaidyanathan R and Trahan J Input-queued switches with logarithmic delay Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, (121-122)
- Kim J and Kim J An efficient IP lookup architecture with fast update using single-match TCAMs Proceedings of the 6th international conference on Wired/wireless internet communications, (104-114)
Index Terms
- High Performance Switches and Routers
Please enable JavaScript to view thecomments powered by Disqus.
Recommendations
Distributed Packet Buffers for High-Bandwidth Switches and Routers
High-speed routers rely on well-designed packet buffers that support multiple queues, provide large capacity and short response times. Some researchers suggested combined SRAM/DRAM hierarchical buffer architectures to meet these challenges. However, ...