Article

Free access

Low power state assignment targeting two-and multi-level logic implementations

Authors:

Chi-Ying Tsui,

Massoud Pedram,

Chih-Ang Chen,

Alvin M. DespainAuthors Info & Claims

ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

Pages 82 - 87

Published: 06 November 1994 Publication History

PDF eReader

Abstract

The problem of minimizing power consumption during the state encoding of a finite state machine is considered. A new power cost model for state encoding is proposed and encoding techniques that minimize this power cost for two- and multi-level logic implementations are described. These techniques are compared with those which minimize area or the switching activity at the present state bits. Experimental results show significant improvements.

References

[1]

S. Devadas, H-K. T. Ma, A. R. Newton, and A. Sengiovanni- Vincentelli. MUSTANG: State assignment of finite state machines targeting multi-level logic implementation. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 7, pages 1290-1300, December 1988.

Digital Library

Google Scholar

[2]

B. Lin and A. R. Newton. Synthesis of multiple-level logic from symbolic high-level description language. In IFIP International Conferences Very Large Scale Intergration, pages 187- 196, August 1989.

Google Scholar

[3]

G De Micheli. Symbolic design of combinational and Sequential logic circuits implemented by two-level macros. In IEEE Transactions on Computer-Aided Design of Intergrated Circuits and Systems, Volume 5, pages 597-616, September 1986.

Digital Library

Google Scholar

[4]

G. De Micheli, R.K. Brayton, and A. Sangiovanni-Vincentelli. Optimal state assignment of finite machines. In EEEE Transactions on Computer-Aided Design of Intergrated Circutis and Systems, volume 4, pages 269-285, July 1985.

Digital Library

Google Scholar

[5]

E. Olson and S. M. Kang. Low-power state assignment for finite state machines search. In International Workshop on Low Power Design, pages 63-68, April 1994.

Google Scholar

[6]

A. Papoulis. Probability, Random Variable and Stochastic Processes. McGraw-Hill, 1984.

Google Scholar

[7]

K. Roy and S. Prasad. Syclop: Synthesis of CMOS logic for low power application. In Proceedings of the International Conference on Computer Design, pages 464-467, October 1992.

Digital Library

Google Scholar

[8]

R.Rudell. Logic Synthseis for VLSI Design. PhD thesis, university of California Berkeley, 1989.

Digital Library

Google Scholar

[9]

C-Y. Tsui, M. Pedram, and A. M. Despain. Exact and approximate methods for calculatings signal and transitions probabilities in fsms. In Proceedings of the 31th Design Automation Conference, pages 18-23, June 1994.

Digital Library

Google Scholar

[10]

T. Villa and A. Sangiovanni-Vincentelli. NOVA: State assignment of finite state machines for optimal two-level logic implementations. In IEEE Transactions on Computer-Aided Design of Intergrated Circuits and Systems, volume 9, pages 905-924, September 1990.

Digital Library

Google Scholar

[11]

S. Yang and M. Ciesielski. On the relationship between input encoding and logic minimization. In Proceedings of the Twenty Thrid Hawaii International Conference on the System Sciences, volume I, pages 377-386, January 1990.

Crossref

Google Scholar

Cited By

View all

Nath Pradhan STilak Kumar MChattopadhyay S(2011)Low power finite state machine synthesis using power-gatingIntegration, the VLSI Journal10.1016/j.vlsi.2011.03.00344:3(175-184)Online publication date: 1-Jun-2011
https://dl.acm.org/doi/10.1016/j.vlsi.2011.03.003
Yuan LQu GVilla TSangiovanni-Vincentelli ATang T(2005)FSM re-engineering and its application in low power state encodingProceedings of the 2005 Asia and South Pacific Design Automation Conference10.1145/1120725.1120844(254-259)Online publication date: 18-Jan-2005
https://dl.acm.org/doi/10.1145/1120725.1120844
Fornaciari WGubian PSciuto DSilvano C(2001)Power estimation of embedded systemsReadings in hardware/software co-design10.5555/567003.567023(249-258)Online publication date: 1-Jun-2001
https://dl.acm.org/doi/10.5555/567003.567023
Show More Cited By

Index Terms

Low power state assignment targeting two-and multi-level logic implementations
1. Hardware
  1. Integrated circuits
    1. Logic circuits

Recommendations

Low-power state assignment targeting two- and multilevel logic implementations

The problem of minimizing power consumption during the state encoding of a finite-state machine is addressed. A new power cost model for state encoding is proposed, and encoding techniques that minimize this power cost for two- and multilevel logic ...
Integrated Power-Gating and State Assignment for Low Power FSM Synthesis
ISVLSI '08: Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI

Power-gating is an effective technique for reducing standby leakage power and dynamic power. In power-gating one can shut off the power supply to sections of logic block while keeping other logic blocks active. However, careful design is required to ...
Low power finite state machine synthesis using power-gating

Power-gating turns off the power supply of a portion of the circuit completely, resulting in total elimination of power consumption for that part. However, it also necessitates that the sub-circuit to be activated should be charged for some time before ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

November 1994

771 pages

ISBN:0897916905

Chairmen:
Jochen A. G. Jess
Eindhoven Univ. of Technology, Eindhoven, The Netherlands
,
Richard Rudell
Synopsys, Inc., Mountain View, CA

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 06 November 1994

Check for updates

Qualifiers

Article

Conference

ICCAD '94

Sponsor:

SIGDA
IEEE-CS

ICCAD '94: International Conference on Computer Aided Design

November 6 - 10, 1994

California, San Jose, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

16
Total Citations
View Citations
260
Total Downloads

Downloads (Last 12 months)19
Downloads (Last 6 weeks)1

Reflects downloads up to 28 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Nath Pradhan STilak Kumar MChattopadhyay S(2011)Low power finite state machine synthesis using power-gatingIntegration, the VLSI Journal10.1016/j.vlsi.2011.03.00344:3(175-184)Online publication date: 1-Jun-2011
https://dl.acm.org/doi/10.1016/j.vlsi.2011.03.003
Yuan LQu GVilla TSangiovanni-Vincentelli ATang T(2005)FSM re-engineering and its application in low power state encodingProceedings of the 2005 Asia and South Pacific Design Automation Conference10.1145/1120725.1120844(254-259)Online publication date: 18-Jan-2005
https://dl.acm.org/doi/10.1145/1120725.1120844
Fornaciari WGubian PSciuto DSilvano C(2001)Power estimation of embedded systemsReadings in hardware/software co-design10.5555/567003.567023(249-258)Online publication date: 1-Jun-2001
https://dl.acm.org/doi/10.5555/567003.567023
Monteiro JOliveira AYoshida K(2000)FSM decomposition by direct circuit manipulation applied to low power designProceedings of the 2000 Asia and South Pacific Design Automation Conference10.1145/368434.368678(351-358)Online publication date: 28-Jan-2000
https://dl.acm.org/doi/10.1145/368434.368678
Nöth WKolla R(1999)Spanning tree based state encoding for low power dissipationProceedings of the conference on Design, automation and test in Europe10.1145/307418.307482(37-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307482
Marculescu DMarculescu RPedram MChandrakasan AKiaei S(1998)Theoretical bounds for switching activity analysis in finite-state machinesProceedings of the 1998 international symposium on Low power electronics and design10.1145/280756.280766(36-41)Online publication date: 10-Aug-1998
https://dl.acm.org/doi/10.1145/280756.280766
Surti PChao LTyagi A(1997)Low power FSM design using Huffman-style encodingProceedings of the 1997 European conference on Design and Test10.5555/787260.787714Online publication date: 17-Mar-1997
https://dl.acm.org/doi/10.5555/787260.787714
Iyer BCiesielski MRutenbar ROtten R(1997)MetamorphosisProceedings of the 1996 IEEE/ACM international conference on Computer-aided design10.5555/244522.244933(614-617)Online publication date: 1-Jan-1997
https://dl.acm.org/doi/10.5555/244522.244933
Wang SGupta SYoffa EDe Micheli GRabaey J(1997)ATPG for heat dissipation minimization during scan testingProceedings of the 34th annual Design Automation Conference10.1145/266021.266298(614-619)Online publication date: 13-Jun-1997
https://dl.acm.org/doi/10.1145/266021.266298
Macii EPedram MSomenzi FYoffa EDe Micheli GRabaey J(1997)High-level power modeling, estimation, and optimizationProceedings of the 34th annual Design Automation Conference10.1145/266021.266268(504-511)Online publication date: 13-Jun-1997
https://dl.acm.org/doi/10.1145/266021.266268
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Low-power state assignment targeting two- and multilevel logic implementations

Integrated Power-Gating and State Assignment for Low Power FSM Synthesis

Low power finite state machine synthesis using power-gating