Article

Free access

Synthesis of manufacturable analog circuits

Authors:

Tamal Mukherjee,

R. A. RutenbarAuthors Info & Claims

ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

Pages 586 - 593

Published: 06 November 1994 Publication History

Abstract

We describe a synthesis system that takes operating range constraints and inter- and intra-circuit parametric manufacturing variations into account while designing a sized and biased analog circuit. Previous approaches to CAD for analog circuit synthesis have concentrated on nominal analog circuit design, and subsequent optimization of these circuits for statistical fluctuations and operating point ranges. Our approach simultaneously synthesizes and optimizes for operating and manufacturing variations by mapping the circuit design problem into an Infinite Programming problem and solving it using an annealing within annealing formulation. We present circuits designed by this integrated synthesis system, and show that they indeed meet their operating range and parametric manufacturing constraints.

References

[1]

K.J. Antriech, H.E. Graeb, and C.U. Wieser, "Circuit Analysis and Optimization Driven by Worst-Case Distances", IEEE Trans. CAD, vol. 13, no. 1, pp. 57-71, Jan. 1994.

Digital Library

[2]

G.L. Bilbro and W.E. Snyder, "Optimization of Functions with Many Minima", IEEE Trans on Systems, Man and Cybernetics, vol. 21, no. 4, pp. 840- 849, July/August 1991.

[3]

I.D. Coope and G.A. Watson, "A Projected Lagrangian Algorithm for Semi- Infinite Programming", Mathematical P~vgramming, pp. 337-356, 1985.

[4]

M.G.R. Degrauwe et al., "Towards an analog system design environment," IEEE JSSC, vol. SC-24, no. 3, June 1989.

[5]

A. Dharchoudhury and S.M. Kang, "Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits", Proc. 30th ACM/IEEE DAC, pp. 154-158, 1993.

Digital Library

[6]

S.W. Director, R Feldmann and K. Krishna, "Optimization of Parametric Yield: A Tutorial", P~vc IEEE CICC, pp. 3.1/1-8, May 1992.

[7]

B.C. Eaves and W.I. Zangwill, "Generalized Cutting Plane Algorithms", SlAM Journal ofContlvl, vol. 9, pp 529-542, 1971.

[8]

E Feldmann and S.W. Director, "Integrated Circuit Quality Optimization using Surface Integrals", IEEE Trans. CAD, vol. 12, no. 12, pp. 1868-1879, Dec. 1993.

Digital Library

[9]

A.V. Fiacco and K.O. Kortanek, eds., Semi-Infinite P1vgramming and Applications, Lecture notes in Economics and Mathematical Systems 215, Springer- Verlag, 1983.

[10]

R. Fletcher, Practical Methods of Optimization, Wiley, 1990.

Digital Library

[11]

G. Gielen, et al., "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE JSSC, vol. SC-25, no. 3, June 1990.

[12]

R. Harjani, R.A. Rutenbar and L.R. Carley, "OASYS: a framework for analog circuit synthesis,"IEEE Trans. CAD, vol. 8, no. 12, Dec. 1989.

Digital Library

[13]

J. E Harvey, et al., "STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits," IEEE Trans. CAD, Nov. 1992.

[14]

R. Heittich, ed., Semi-Infinite P~vgramming, Lecture notes in Control and Information Sciences 15, Springer-Verlag, 1979.

[15]

D.E. Hocevar, RF. Cox and E Yang, "Parametric yield optimization for MOS circuit blocks", IEEE Trans. CAD, vol. 7, no. 6, June 1988.

Digital Library

[16]

S. Hustin and A. Sangiovanni-Vincentelli, "TIM, a new standard cell placement program based on the simulated annealing algorithm", presented at IEEE Physical Design Workshop on Placement and Floorplanning, Hilton Head, SC, April 1987.

[17]

S. Kirkpatrick, C.D. Gelatt, M.E Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, 13 May 1983.

[18]

H.Y. Koh, C.H. Sequin, and P.R. Gray, "OPASYN: a compiler for MOS operational amplifiers," IEEE Trans. CAD, vol. 9, no. 2, Feb. 1990.

Digital Library

[19]

J. Lam and J.M. Delosme, "Performance of a New Annealing Schedule," Proc. 25th ACM/IEEE DAC, pp. 306-311, 1988.

Digital Library

[20]

EC. Maulik and L.R. Carley, "Automating Analog Circuit Design using Constrained Optimization Techniques", Proc. IEEE ICCAD, pp. 390-393, Nov. 1991.

[21]

EC. Maulik, L.R. Carley and D.J. Allstot, "Sizing of Cell-Level Analog Circuits Using Constrained Optimization Techniques", IEEE JSSC, vol. SC-28, no. 3, March 1993.

[22]

Metasoft Corp. HSPICE manual, 1990.

[23]

T. Mukherjee, "Incorporating Manufacturing and Operating Point Related Considerations into Optimization-based methods for Analog Circuit Synthesis", Phd P~vspectus, Carnegie Mellon University, Dec. 1992.

[24]

W. Nye, et al., "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits," IEEE Trans. CAD, vol. 7, no. 4, April 1988.

Digital Library

[25]

E.S. Ochotta, R.A. Rutenbar, and L.R. Carley, "Equation-Free Synthesis of High-Performance Linear Analog Circuits," Proc. 1992 B~vwn/MITAdv. Res. VLSI and Parallel Systems Conf., pp 129-143, The MIT Press, 1992.

[26]

E.S. Ochotta, R.A. Rutenbar, and L.R. Carley, "ASTRX/OBLX: Tools for Rapid Synthesis of High Performance Analog Circuits," P~vc. 31st ACM/IEEE DAC, pp. 24-30, June 1994.

Digital Library

[27]

E.S. Ochotta, L.R. Carley and R.A. Rutenbar, "Analog Circuit Synthesis for Large, Realistic Cells: Designing a Pipelined A/D Converter with ASTRX/ OBLX", P1vc. IEEE CICC, pp. 365-368, May 1994.

[28]

E.S. Ochotta, "Synthesis of High-Performance Analog Cells in ASTRX/ OBLX," Ph.D thesis, Carnegie Mellon University, 1994.

Digital Library

[29]

M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.RG. Welbers, "Matching properties of MOS transistors", IEEE JSSC, vol. SC-24, no.5, Oct. 1989.

[30]

R.A. Rohrer, et al., "AWE Inspired," Proc. IEEE CICC, pp. 18.1.1-8, May 1993.

[31]

R.A. Rohrer, "Fully Automated Network Design by Digital Computer: Preliminary Considerations", P1vceedings of the IEEE, vol. 55, no. 11, pp. 1929- 1939, Nov. 1967.

[32]

E Romeo and A. Sangiovanni-Vincintelli, "A Theoretical Framework for Simulated Annealing", Algorithmica, 6: 302-345, 1991.

Digital Library

[33]

M.A. Styblinski and L.J. Opalski, "Algorithms and software tools of IC yield optimization based on fundamental fabrication parameters", IEEE Trans. CAD, vol. 5, no. 1, Jan. 1986.

Digital Library

[34]

W. Swartz and C. Sechen, "New Algorithms for the Placement and Routing of Macrocells," P1vc. IEEE ICCAD, pp. 336-339, Nov. 1990.

Cited By

Agarwal AVemuri R(2005)Layout-Aware RF Circuit Synthesis Driven by Worst Case Parasitic CornersProceedings of the 2005 International Conference on Computer Design10.1109/ICCD.2005.68(444-452)Online publication date: 2-Oct-2005
https://dl.acm.org/doi/10.1109/ICCD.2005.68
Gielen GRutenbar R(2001)Synthesis of analog and mixed-signal integrated electronic circuitsFormal engineering design synthesis10.5555/762002.762016(391-427)Online publication date: 1-Jan-2001
https://dl.acm.org/doi/10.5555/762002.762016
Krasnicki MPhelps RRutenbar RCarley L(1999)MAELSTROMProceedings of the 36th annual ACM/IEEE Design Automation Conference10.1145/309847.310104(945-950)Online publication date: 1-Jun-1999
https://dl.acm.org/doi/10.1145/309847.310104
Show More Cited By

Index Terms

Synthesis of manufacturable analog circuits
1. Applied computing
  1. Physical sciences and engineering
2. Hardware
  1. Electronic design automation
    1. Physical design (EDA)

Recommendations

Practical Synthesis of High-Performance Analog Circuits
Synthesis of high-performance analog circuits in ASTRX/OBLX

We present a new synthesis strategy that can automate fully the path from an analog circuit topology and performance specifications to a sized circuit schematic. This strategy relies on asymptotic waveform evaluation to predict circuit performance and ...
Synthesis of skewed logic circuits

Skewed logic circuits belong to a noise-tolerant high-performance static circuit family. Skewed logic circuits can achieve performance comparable to that of Domino logic circuits but with much lower power consumption. Two factors contribute to the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

November 1994

771 pages

ISBN:0897916905

Chairmen:
Jochen A. G. Jess
Eindhoven Univ. of Technology, Eindhoven, The Netherlands
,
Richard Rudell
Synopsys, Inc., Mountain View, CA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS: Computer Society

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 06 November 1994

Check for updates

Qualifiers

Article

Conference

ICCAD '94

Sponsor:

SIGDA
IEEE-CS

ICCAD '94: International Conference on Computer Aided Design

November 6 - 10, 1994

California, San Jose, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Upcoming Conference

ICCAD '24

Sponsor:
sigda

IEEE/ACM International Conference on Computer-Aided Design

October 27 - 31, 2024

New York , NY , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
259
Total Downloads

Downloads (Last 12 months)17
Downloads (Last 6 weeks)7

Reflects downloads up to 02 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Agarwal AVemuri R(2005)Layout-Aware RF Circuit Synthesis Driven by Worst Case Parasitic CornersProceedings of the 2005 International Conference on Computer Design10.1109/ICCD.2005.68(444-452)Online publication date: 2-Oct-2005
https://dl.acm.org/doi/10.1109/ICCD.2005.68
Gielen GRutenbar R(2001)Synthesis of analog and mixed-signal integrated electronic circuitsFormal engineering design synthesis10.5555/762002.762016(391-427)Online publication date: 1-Jan-2001
https://dl.acm.org/doi/10.5555/762002.762016
Krasnicki MPhelps RRutenbar RCarley L(1999)MAELSTROMProceedings of the 36th annual ACM/IEEE Design Automation Conference10.1145/309847.310104(945-950)Online publication date: 1-Jun-1999
https://dl.acm.org/doi/10.1145/309847.310104
Mukherjee TFedder GYoffa EDe Micheli GRabaey J(1997)Structured design of microelectromechanical systemsProceedings of the 34th annual Design Automation Conference10.1145/266021.266320(680-685)Online publication date: 13-Jun-1997
https://dl.acm.org/doi/10.1145/266021.266320
Carley LGielen GRutenbar RSansen WPennino TYoffa E(1996)Synthesis tools for mixed-signal ICsProceedings of the 33rd annual Design Automation Conference10.1145/240518.240573(298-303)Online publication date: 1-Jun-1996
https://dl.acm.org/doi/10.1145/240518.240573

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents