• Kawakami J, Zajac D and Leeser M. (2023). Selective Encryption of Compressed Image Regions on the Edge with Reconfigurable Hardware 2023 IEEE High Performance Extreme Computing Conference (HPEC). 10.1109/HPEC58863.2023.10363592. 979-8-3503-0860-0. (1-6).

    https://ieeexplore.ieee.org/document/10363592/

  • Shi Y, Wang M, Chen S, Wei J and Wang Z. (2021). Transform-Based Feature Map Compression for CNN Inference 2021 IEEE International Symposium on Circuits and Systems (ISCAS). 10.1109/ISCAS51556.2021.9401133. 978-1-7281-9201-7. (1-5).

    https://ieeexplore.ieee.org/document/9401133/

  • Bahar A and Wahid K. (2020). Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 28:12. (2530-2539). Online publication date: 1-Dec-2020.

    https://doi.org/10.1109/TVLSI.2020.3013724

  • Bucknall A, Shreejith S and Fahmy S. (2020). Build Automation and Runtime Abstraction for Partial Reconfiguration on Xilinx Zynq UltraScale+ 2020 International Conference on Field-Programmable Technology (ICFPT). 10.1109/ICFPT51103.2020.00037. 978-1-6654-2302-1. (215-220).

    https://ieeexplore.ieee.org/document/9415614/

  • Lv H, Zhang S, Han W, Liu Y, Liu S, Zhang L and Wang S. (2020). Design of a Dynamic Reconfigurable Microsystem Based on SIP. Journal of Physics: Conference Series. 10.1088/1742-6596/1549/5/052032. 1549. (052032). Online publication date: 1-Jun-2020.

    https://iopscience.iop.org/article/10.1088/1742-6596/1549/5/052032

  • Garnica O, Lanchares J and Hidalgo J. Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 10.1109/TVLSI.2019.2961782. 28:4. (914-925).

    https://ieeexplore.ieee.org/document/8968745/

  • Zhang Y, Li G and Wang L. (2020). A High-Performance with Low-Resource Utility FPGA Implementation of Variable Size HEVC 2D-DCT Transform. Advanced Computer Architecture. 10.1007/978-981-15-8135-9_24. (325-333).

    http://link.springer.com/10.1007/978-981-15-8135-9_24

  • Tatulian A, Salehi S and DeMara R. (2019). Mixed-Signal Spin/Charge Reconfigurable Array for Energy-Aware Compressive Signal Processing 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig). 10.1109/ReConFig48160.2019.8994799. 978-1-7281-1957-1. (1-8).

    https://ieeexplore.ieee.org/document/8994799/

  • Ruiz-Rosero J, Ramirez-Gonzalez G and Khanna R. (2019). Field Programmable Gate Array Applications—A Scientometric Review. Computation. 10.3390/computation7040063. 7:4. (63).

    https://www.mdpi.com/2079-3197/7/4/63

  • Shirke S and Rajabhushnam C. (2019). Biometric Personal Iris Recognition from an Image at Long Distance 2019 3rd International Conference on Trends in Electronics and Informatics (ICOEI). 10.1109/ICOEI.2019.8862640. 978-1-5386-9439-8. (560-565).

    https://ieeexplore.ieee.org/document/8862640/

  • Orlandić M and Svarstad K. (2018). An adaptive high-throughput edge detection filtering system using dynamic partial reconfiguration. Journal of Real-Time Image Processing. 10.1007/s11554-018-0753-4.

    http://link.springer.com/10.1007/s11554-018-0753-4

  • Jiang Y and Pattichis M. (2018). A dynamically reconfigurable architecture system for time-varying image constraints (DRASTIC) for motion JPEG. Journal of Real-Time Image Processing. 14:2. (395-411). Online publication date: 1-Feb-2018.

    https://doi.org/10.1007/s11554-014-0460-8

  • da Silva B, Braeken A, Domínguez F, Touhafi A and Cardoso J. (2018). Exploiting Partial Reconfiguration through PCIe for a Microphone Array Network Emulator. International Journal of Reconfigurable Computing. 2018. Online publication date: 1-Jan-2018.

    https://doi.org/10.1155/2018/3214679

  • Zhang Z, Liu Y, Xiong Z, Li J and Zhang M. (2018). Focus and Blurriness Measure Using Reorganized DCT Coefficients for an Autofocus Application. IEEE Transactions on Circuits and Systems for Video Technology. 28:1. (15-30). Online publication date: 1-Jan-2018.

    https://doi.org/10.1109/TCSVT.2016.2602308

  • Deshpande A and Patavardhan P. (2018). Feature Extraction and Fuzzy-Based Feature Selection Method for Long Range Captured Iris Images. Networking Communication and Data Knowledge Engineering. 10.1007/978-981-10-4600-1_13. (137-144).

    http://link.springer.com/10.1007/978-981-10-4600-1_13

  • Hutchings B and Wirthlin M. (2017). Rapid implementation of a partially reconfigurable video system with PYNQ 2017 27th International Conference on Field Programmable Logic and Applications (FPL). 10.23919/FPL.2017.8056845. 978-9-0903-0428-1. (1-8).

    http://ieeexplore.ieee.org/document/8056845/

  • Deshpande A and Patavardhan P. (2017). Super resolution and recognition of long range captured multi‐frame iris images. IET Biometrics. 10.1049/iet-bmt.2016.0075. 6:5. (360-368). Online publication date: 1-Sep-2017.

    https://onlinelibrary.wiley.com/doi/10.1049/iet-bmt.2016.0075

  • El-Hadedy M, Guo X, Margala M, Stan M and Skadron K. (2017). Dual-Data Rate Transpose-Memory Architecture Improves the Performance, Power and Area of Signal-Processing Systems. Journal of Signal Processing Systems. 88:2. (167-184). Online publication date: 1-Aug-2017.

    https://doi.org/10.1007/s11265-016-1199-1

  • Chen M, Zhang Y and Lu C. (2017). Efficient architecture of variable size HEVC 2D-DCT for FPGA platforms. AEU - International Journal of Electronics and Communications. 10.1016/j.aeue.2016.12.024. 73. (1-8). Online publication date: 1-Mar-2017.

    https://linkinghub.elsevier.com/retrieve/pii/S1434841116309037

  • Zhang Z, Liu Y, Tan X and Zhang M. (2015). Robust Sharpness Metrics Using Reorganized DCT Coefficients for Auto-Focus Application. Computer Vision -- ACCV 2014. 10.1007/978-3-319-16817-3_12. (172-187).

    https://link.springer.com/10.1007/978-3-319-16817-3_12

  • Hatim A, Belkouch S, Aakif M, Hassani M and Chabini N. (2013). Design optimization of the quantization and a pipelined 2D-DCT for real-time applications. Multimedia Tools and Applications. 67:3. (667-685). Online publication date: 1-Dec-2013.

    https://doi.org/10.1007/s11042-012-1043-y

  • Trabelsi C, Meftali S and Dekeyser J. (2013). Decentralized control for dynamically reconfigurable FPGA systems. Microprocessors & Microsystems. 37:8. (871-884). Online publication date: 1-Nov-2013.

    https://doi.org/10.1016/j.micpro.2013.04.012

  • Ahmad A, Amira A, Nicholl P and Krill B. (2013). FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration. Journal of Real-Time Image Processing. 8:3. (327-340). Online publication date: 1-Sep-2013.

    https://doi.org/10.1007/s11554-011-0221-x

  • Kitsos P, Voros N, Dagiuklas T and Skodras A. (2013). A high speed FPGA implementation of the 2D DCT for Ultra High Definition video coding 2013 18th International Conference on Digital Signal Processing (DSP). 10.1109/ICDSP.2013.6622742. 978-1-4673-5807-1. (1-5).

    http://ieeexplore.ieee.org/document/6622742/

  • Touiza M, Ochoa-Ruiz G, Bourennane E, Guessoum A and Messaoudi K. (2013). A novel methodology for accelerating bitstream relocation in partially reconfigurable systems. Microprocessors and Microsystems. 10.1016/j.micpro.2012.07.004. 37:3. (358-372). Online publication date: 1-May-2013.

    https://linkinghub.elsevier.com/retrieve/pii/S014193311200124X

  • Orlandic M and Svarstad K. (2013). An area efficient hardware architecture design for H.264/AVC intra prediction reconstruction path based on partial reconfiguration 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). 10.1109/DDECS.2013.6549794. 978-1-4673-6136-1. (86-91).

    http://ieeexplore.ieee.org/document/6549794/

  • Trabelsi C, Meftali S and Dekeyser J. Semi-distributed Control for FPGA-based Reconfigurable Systems. Proceedings of the 2012 15th Euromicro Conference on Digital System Design. (185-192).

    https://doi.org/10.1109/DSD.2012.118

  • Saad M, Bovik A and Charrier C. (2012). Blind Image Quality Assessment. IEEE Transactions on Image Processing. 21:8. (3339-3352). Online publication date: 1-Aug-2012.

    https://doi.org/10.1109/TIP.2012.2191563

  • Liu M, Lu Z, Kuehn W and Jantsch A. (2012). A Survey of FPGA Dynamic Reconfiguration Design Methodology and Applications. International Journal of Embedded and Real-Time Communication Systems. 3:2. (23-39). Online publication date: 1-Apr-2012.

    https://doi.org/10.4018/jertcs.2012040102

  • Chen X and Akella V. (2011). Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA. ACM Transactions on Reconfigurable Technology and Systems. 4:4. (1-17). Online publication date: 1-Dec-2011.

    https://doi.org/10.1145/2068716.2068723

  • Imran N and Demara R. Heterogeneous Concurrent Error Detection (hCED) Based on Output Anticipation. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs. (61-66).

    https://doi.org/10.1109/ReConFig.2011.48

  • Ahmad A, Amira A, Nicholl P and Krill B. (2011). Dynamic partial reconfiguration of 2-D Haar wavelet transform (HWT) for face recognition systems 2011 IEEE 15th International Symposium on Consumer Electronics - (ISCE 2011). 10.1109/ISCE.2011.5973772. 978-1-61284-843-3. (9-13).

    http://ieeexplore.ieee.org/document/5973772/

  • Ahmad A, Krill B, Amira A and Rabah H. (2010). Efficient architectures for 3D HWT using dynamic partial reconfiguration. Journal of Systems Architecture: the EUROMICRO Journal. 56:8. (305-316). Online publication date: 1-Aug-2010.

    https://doi.org/10.1016/j.sysarc.2010.02.001

  • Krill B, Ahmad A, Amira A and Rabah H. (2010). An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores. Image Communication. 25:5. (377-387). Online publication date: 1-Jun-2010.

    https://doi.org/10.1016/j.image.2010.04.005

  • Otero A, Krasteva Y, de la Torre E and Riesgo T. Generic systolic array for run-time scalable cores. Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications. (4-16).

    https://doi.org/10.1007/978-3-642-12133-3_4

  • Ahmad A, Krill B, Amira A and Rabah H. (2009). 3D Haar wavelet transform with dynamic partial reconfiguration for 3D medical image compression 2009 IEEE Biomedical Circuits and Systems Conference (BioCAS). 10.1109/BIOCAS.2009.5372064. 978-1-4244-4917-0. (137-140).

    http://ieeexplore.ieee.org/document/5372064/