• Chaudhuri M, Agrawal M, Gaur J and Subramoney S. (2017). Micro-Sector Cache. ACM Transactions on Architecture and Code Optimization. 14:1. (1-29). Online publication date: 14-Apr-2017.

    https://doi.org/10.1145/3046680

  • Boyer M, Tarjan D and Skadron K. (2010). Federation. ACM Transactions on Architecture and Code Optimization. 7:4. (1-38). Online publication date: 1-Dec-2010.

    https://doi.org/10.1145/1880043.1880046

  • Silc J, Ungerer T and Robic B. (2007). Dynamic branch prediction and control speculation. International Journal of High Performance Systems Architecture. 1:1. (2-13). Online publication date: 1-Apr-2007.

    https://doi.org/10.1504/IJHPSA.2007.013287

  • Yi J, Lilja D and Hawkins D. (2005). Improving Computer Architecture Simulation Methodology by Adding Statistical Rigor. IEEE Transactions on Computers. 54:11. (1360-1373). Online publication date: 1-Nov-2005.

    https://doi.org/10.1109/TC.2005.184

  • Qiu X and Dubois M. (2005). Moving Address Translation Closer to Memory in Distributed Shared-Memory Multiprocessors. IEEE Transactions on Parallel and Distributed Systems. 16:7. (612-623). Online publication date: 1-Jul-2005.

    https://doi.org/10.1109/TPDS.2005.84

  • Tabrizi N, Bagherzadeh N, Kamalizad A and Du H. MaRS. Proceedings of the 1st conference on Computing frontiers. (343-349).

    https://doi.org/10.1145/977091.977141

  • Yi J, Lilja D and Hawkins D. A Statistically Rigorous Approach for Improving Simulation Methodology. Proceedings of the 9th International Symposium on High-Performance Computer Architecture.

    /doi/10.5555/822080.822822

  • Schulte M and Swartzlander E. (2000). A Family of Variable-Precision Interval Arithmetic Processors. IEEE Transactions on Computers. 49:5. (387-397). Online publication date: 1-May-2000.

    https://doi.org/10.1109/12.859535

  • Albonesi D. Selective cache ways. Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture. (248-259).

    /doi/10.5555/320080.320119

  • Rothman J and Smith A. The pool of subsectors cache design. Proceedings of the 13th international conference on Supercomputing. (31-42).

    https://doi.org/10.1145/305138.305156

  • Qiu X and Dubois M. (1998). Options for dynamic address translation in COMAs. ACM SIGARCH Computer Architecture News. 26:3. (214-225). Online publication date: 1-Jun-1998.

    https://doi.org/10.1145/279361.279390

  • Qiu X and Dubois M. Options for dynamic address translation in COMAs. Proceedings of the 25th annual international symposium on Computer architecture. (214-225).

    https://doi.org/10.1145/279358.279390

  • Schlansker M, Conte T, Dehnert J, Ebcioglu K, Fang J and Thompson C. (1997). Compilers for Instruction-Level Parallelism. Computer. 30:12. (63-69). Online publication date: 1-Dec-1997.

    https://doi.org/10.1109/2.642817

  • Toledo S. (1997). Improving the memory-system performance of sparse-matrix vector multiplication. IBM Journal of Research and Development. 41:6. (711-726). Online publication date: 1-Nov-1997.

    https://doi.org/10.1147/rd.416.0711

  • Mueller S and Vishkin U. Conflict-Free Access to Multiple Single-Ported Register Files. Proceedings of the 11th International Symposium on Parallel Processing. (672-678).

    /doi/10.5555/645607.661345

  • Rudd K and Flynn M. Instruction-level parallel processors-dynamic and static scheduling tradeoffs. Proceedings of the 2nd AIZU International Symposium on Parallel Algorithms / Architecture Synthesis.

    /doi/10.5555/523978.826105