• Chen Y, Chen M, Huang C and Tu C. Accelerate RISC-V Instruction Set Simulation by Tiered JIT Compilation. Proceedings of the 16th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. (12-22).

    https://doi.org/10.1145/3689490.3690399

  • Xie B, Yan Y, Yan C, Tao S, Zhang Z, Li X, Lan Y, Wu X, Liu T, Zhang T and Zhang F. (2024). An Instruction Inflation Analyzing Framework for Dynamic Binary Translators. ACM Transactions on Architecture and Code Optimization. 21:2. (1-25). Online publication date: 30-Jun-2024.

    https://doi.org/10.1145/3640813

  • Delshadtehrani L, Canakci S, Blair W, Egele M and Joshi A. FlexFilt: Towards Flexible Instruction Filtering for Security. Proceedings of the 37th Annual Computer Security Applications Conference. (646-659).

    https://doi.org/10.1145/3485832.3488019

  • Paulino N, Ferreira J and Cardoso J. (2020). Improving Performance and Energy Consumption in Embedded Systems via Binary Acceleration: A Survey. ACM Computing Surveys. 53:1. (1-36). Online publication date: 31-Jan-2021.

    https://doi.org/10.1145/3369764

  • Park S, Wu Y, Lee J, Aupov A and Mahlke S. (2019). Multi-objective Exploration for Practical Optimization Decisions in Binary Translation. ACM Transactions on Embedded Computing Systems. 18:5s. (1-19). Online publication date: 31-Oct-2019.

    https://doi.org/10.1145/3358185

  • Rokicki S, Rohou E and Derrien S. (2019). Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 38:10. (1872-1885). Online publication date: 1-Oct-2019.

    https://doi.org/10.1109/TCAD.2018.2864288

  • Taram M, Venkat A and Tullsen D. Mobilizing the micro-ops. Proceedings of the 45th Annual International Symposium on Computer Architecture. (624-637).

    https://doi.org/10.1109/ISCA.2018.00058

  • Behera C and Bhaskari D. (2017). Self-Modifying Code. International Journal of Secure Software Engineering. 8:3. (24-41). Online publication date: 1-Jul-2017.

    https://doi.org/10.4018/IJSSE.2017070102

  • Spink T, Wagstaff H and Franke B. (2016). Hardware-Accelerated Cross-Architecture Full-System Virtualization. ACM Transactions on Architecture and Code Optimization. 13:4. (1-25). Online publication date: 28-Dec-2016.

    https://doi.org/10.1145/2996798

  • Ferraretto D and Pravadelli G. (2016). Simulation-based Fault Injection with QEMU for Speeding-up Dependability Analysis of Embedded Software. Journal of Electronic Testing: Theory and Applications. 32:1. (43-57). Online publication date: 1-Feb-2016.

    https://doi.org/10.1007/s10836-015-5555-z

  • Hong D, Hsu C, Chou C, Hsu W, Liu P and Wu J. (2015). Optimizing Control Transfer and Memory Virtualization in Full System Emulators. ACM Transactions on Architecture and Code Optimization. 12:4. (1-24). Online publication date: 7-Jan-2016.

    https://doi.org/10.1145/2837027

  • Zhang X, Guo Q, Chen Y, Chen T and Hu W. HERMES. Proceedings of the 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization. (246-256).

    /doi/10.5555/2738600.2738631

  • Branković A, Stavrou K, Gibert E and González A. Accurate off-line phase classification for HW/SW co-designed processors. Proceedings of the 11th ACM Conference on Computing Frontiers. (1-10).

    https://doi.org/10.1145/2597917.2597937

  • Lupon M, Gibert E, Magklis G, Samudrala S, Martínez R, Stavrou K and Ditzel D. (2014). Speculative hardware/software co-designed floating-point multiply-add fusion. ACM SIGARCH Computer Architecture News. 42:1. (623-638). Online publication date: 5-Apr-2014.

    https://doi.org/10.1145/2654822.2541978

  • Lupon M, Gibert E, Magklis G, Samudrala S, Martínez R, Stavrou K and Ditzel D. (2014). Speculative hardware/software co-designed floating-point multiply-add fusion. ACM SIGPLAN Notices. 49:4. (623-638). Online publication date: 5-Apr-2014.

    https://doi.org/10.1145/2644865.2541978

  • Lupon M, Gibert E, Magklis G, Samudrala S, Martínez R, Stavrou K and Ditzel D. Speculative hardware/software co-designed floating-point multiply-add fusion. Proceedings of the 19th international conference on Architectural support for programming languages and operating systems. (623-638).

    https://doi.org/10.1145/2541940.2541978

  • Branković A, Stavrou K, Gibert E and González A. Warm-Up Simulation Methodology for HW/SW Co-Designed Processors. Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization. (284-294).

    https://doi.org/10.1145/2581122.2544142

  • Branković A, Stavrou K, Gibert E and González A. Warm-Up Simulation Methodology for HW/SW Co-Designed Processors. Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization. (284-294).

    https://doi.org/10.1145/2544137.2544142

  • Hsu C, Liu P, Wu J, Yew P, Hong D, Hsu W and Wang C. (2013). Improving dynamic binary optimization through early-exit guided code region formation. ACM SIGPLAN Notices. 48:7. (23-32). Online publication date: 22-Aug-2013.

    https://doi.org/10.1145/2517326.2451519

  • Hsu C, Liu P, Wu J, Yew P, Hong D, Hsu W and Wang C. Improving dynamic binary optimization through early-exit guided code region formation. Proceedings of the 9th ACM SIGPLAN/SIGOPS international conference on Virtual execution environments. (23-32).

    https://doi.org/10.1145/2451512.2451519

  • Mars J and Kumar N. (2012). BlockChop. ACM SIGARCH Computer Architecture News. 40:3. (536-547). Online publication date: 5-Sep-2012.

    https://doi.org/10.1145/2366231.2337221

  • Mars J and Kumar N. BlockChop. Proceedings of the 39th Annual International Symposium on Computer Architecture. (536-547).

    /doi/10.5555/2337159.2337221

  • Pomata S, Meloni P, Tuveri G, Raffo L and Lindwer M. Exploiting binary translation for fast ASIP design space exploration on fpgas. Proceedings of the Conference on Design, Automation and Test in Europe. (566-569).

    /doi/10.5555/2492708.2492849

  • Hiser J, Williams D, Hu W, Davidson J, Mars J and Childers B. (2011). Evaluating indirect branch handling mechanisms in software dynamic translation systems. ACM Transactions on Architecture and Code Optimization. 8:2. (1-28). Online publication date: 1-Jul-2011.

    https://doi.org/10.1145/1970386.1970390

  • Ottoni G, Hartin T, Weaver C, Brandt J, Kuttanna B and Wang H. Harmonia. Proceedings of the 8th ACM International Conference on Computing Frontiers. (1-10).

    https://doi.org/10.1145/2016604.2016635

  • Nair A, Shankar K and Lysecky R. (2011). Efficient hardware-based nonintrusive dynamic application profiling. ACM Transactions on Embedded Computing Systems. 10:3. (1-22). Online publication date: 1-Apr-2011.

    https://doi.org/10.1145/1952522.1952525

  • Hwang Y, Lin T and Chang R. (2010). DisIRer. ACM Transactions on Architecture and Code Optimization. 7:4. (1-36). Online publication date: 1-Dec-2010.

    https://doi.org/10.1145/1880043.1880045

  • Cha S, Pak B, Brumley D and Lipton R. Platform-independent programs. Proceedings of the 17th ACM conference on Computer and communications security. (547-558).

    https://doi.org/10.1145/1866307.1866369

  • Borin E, Wu Y, Wang C, Liu W, Breternitz M, Hu S, Natanzon E, Rotem S and Rosner R. TAO. Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. (12-21).

    https://doi.org/10.1145/1772954.1772959

  • Campanoni S, Agosta G, Crespi Reghizzi S and Di Biagio A. (2010). A highly flexible, parallel virtual machine: design and experience of ILDJIT. Software—Practice & Experience. 40:2. (177-207). Online publication date: 1-Feb-2010.

    /doi/10.5555/1712666.1712670

  • Shankar K and Lysecky R. Non-intrusive dynamic application profiling for multitasked applications. Proceedings of the 46th Annual Design Automation Conference. (130-135).

    https://doi.org/10.1145/1629911.1629951

  • Werth T, Flossmann T, Klemm M, Schell D, Weigand U and Philippsen M. Dynamic code footprint optimization for the IBM Cell Broadband Engine. Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering. (64-72).

    https://doi.org/10.1109/IWMSE.2009.5071385

  • Brandner F. Precise simulation of interrupts using a rollback mechanism. Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems. (71-80).

    https://doi.org/10.1145/1543820.1543833

  • Nair A and Lysecky R. Non-intrusive dynamic application profiler for detailed loop execution characterization. Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems. (23-30).

    https://doi.org/10.1145/1450095.1450102

  • Clark N, Hormati A and Mahlke S. VEAL. Proceedings of the 35th Annual International Symposium on Computer Architecture. (389-400).

    https://doi.org/10.1109/ISCA.2008.33

  • Clark N, Hormati A and Mahlke S. (2008). VEAL. ACM SIGARCH Computer Architecture News. 36:3. (389-400). Online publication date: 1-Jun-2008.

    https://doi.org/10.1145/1394608.1382155

  • Stitt G and Vahid F. (2008). Binary synthesis. ACM Transactions on Design Automation of Electronic Systems. 12:3. (1-30). Online publication date: 17-Aug-2007.

    https://doi.org/10.1145/1255456.1255471

  • Miller J and Agarwal A. (2006). Software-based instruction caching for embedded processors. ACM SIGPLAN Notices. 41:11. (293-302). Online publication date: 1-Nov-2006.

    https://doi.org/10.1145/1168918.1168894

  • Gu L and Stankovic J. t-kernel. Proceedings of the 4th international conference on Embedded networked sensor systems. (1-14).

    https://doi.org/10.1145/1182807.1182809

  • Miller J and Agarwal A. Software-based instruction caching for embedded processors. Proceedings of the 12th international conference on Architectural support for programming languages and operating systems. (293-302).

    https://doi.org/10.1145/1168857.1168894

  • Miller J and Agarwal A. (2006). Software-based instruction caching for embedded processors. ACM SIGARCH Computer Architecture News. 34:5. (293-302). Online publication date: 20-Oct-2006.

    https://doi.org/10.1145/1168919.1168894

  • Miller J and Agarwal A. (2006). Software-based instruction caching for embedded processors. ACM SIGOPS Operating Systems Review. 40:5. (293-302). Online publication date: 20-Oct-2006.

    https://doi.org/10.1145/1168917.1168894

  • Hazelwood K and Smith M. (2006). Managing bounded code caches in dynamic binary optimization systems. ACM Transactions on Architecture and Code Optimization. 3:3. (263-294). Online publication date: 1-Sep-2006.

    https://doi.org/10.1145/1162690.1162692

  • Anckaert B, Madou M and De Bosschere K. A model for self-modifying code. Proceedings of the 8th international conference on Information hiding. (232-248).

    /doi/10.5555/1759048.1759066

  • Hu S and Smith J. Reducing Startup Time in Co-Designed Virtual Machines. Proceedings of the 33rd annual international symposium on Computer Architecture. (277-288).

    https://doi.org/10.1109/ISCA.2006.33

  • Hu S and Smith J. (2006). Reducing Startup Time in Co-Designed Virtual Machines. ACM SIGARCH Computer Architecture News. 34:2. (277-288). Online publication date: 1-May-2006.

    https://doi.org/10.1145/1150019.1136510

  • Nagpurkar P and Krintz C. (2006). Phase-based visualization and analysis of Java programs. Science of Computer Programming. 59:1-2. (64-81). Online publication date: 1-Jan-2006.

    https://doi.org/10.1016/j.scico.2005.07.004

  • Li J, Zhang P and Etzion O. Module-aware translation for real-life desktop applications. Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments. (89-99).

    https://doi.org/10.1145/1064979.1064993

  • Zhang L and Krintz C. (2005). The design, implementation, and evaluation of adaptive code unloading for resource-constrained devices. ACM Transactions on Architecture and Code Optimization. 2:2. (131-164). Online publication date: 1-Jun-2005.

    https://doi.org/10.1145/1071604.1071606

  • Clark N, Kudlur M, Park H, Mahlke S and Flautner K. Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization. Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture. (30-40).

    https://doi.org/10.1109/MICRO.2004.5

  • Zhang L and Krintz C. Profile-driven code unloading for resource-constrained JVMs. Proceedings of the 3rd international symposium on Principles and practice of programming in Java. (83-90).

    /doi/10.5555/1071565.1071581

  • Hu S and Smith J. Using Dynamic Binary Translation to Fuse Dependent Instructions. Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization.

    /doi/10.5555/977395.977670

  • Kim H and Smith J. Hardware Support for Control Transfers in Code Caches. Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture.

    /doi/10.5555/956417.956565

  • Baraz L, Devor T, Etzion O, Goldenberg S, Skaletsky A, Wang Y and Zemach Y. IA-32 Execution Layer. Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture.

    /doi/10.5555/956417.956550

  • Kistler T and Franz M. (2003). Continuous program optimization. ACM Transactions on Programming Languages and Systems. 25:4. (500-548). Online publication date: 1-Jul-2003.

    https://doi.org/10.1145/778559.778562

  • Chen H, Hsu W, Lu J, Yew P and Chen D. Dynamic trace selection using performance monitoring hardware sampling. Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization. (79-90).

    /doi/10.5555/776261.776270

  • Kim H and Smith J. Dynamic binary translation for accumulator-oriented architectures. Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization. (25-35).

    /doi/10.5555/776261.776264

  • Dehnert J, Grant B, Banning J, Johnson R, Kistler T, Klaiber A and Mattson J. The Transmeta Code Morphing™ Software. Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization. (15-24).

    /doi/10.5555/776261.776263

  • Barnes R, Nystrom E, Merten M and Hwu W. Vacuum packing. Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture. (233-244).

    /doi/10.5555/774861.774887

  • Kim H and Smith J. An instruction set and microarchitecture for instruction level distributed processing. Proceedings of the 29th annual international symposium on Computer architecture. (71-81).

    /doi/10.5555/545215.545224

  • Kim H and Smith J. (2002). An instruction set and microarchitecture for instruction level distributed processing. ACM SIGARCH Computer Architecture News. 30:2. (71-81). Online publication date: 1-May-2002.

    https://doi.org/10.1145/545214.545224