Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/369691.369720acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
Article

RC(L) interconnect sizing with second order considerations via posynomial programming

Published: 01 April 2001 Publication History

Abstract

There has been substantial work on interconnect sizing algorithms for delay and area optimization in terms of the Elmore delay. Recently, however, signal integrity issues have become of equal or greater importance than delay and area for deep submicron designs. Modeling signal integrity requires more than the Elmore delay approximation, especially when interconnect inductance effects are considered. This paper studies a new interconnect sizing formula?tion with signal attenuation and transition time constraints that cap?tures the same global optimality as the Elmore delay based approaches. With the signal attenuation (or the signal transition time) modeled by the second order central moment of the circuit response, we formulate a provably posynomial optimization prob?lem for RC trees such that the well studied algorithms for geometric programming can be applied with guaranteed convergence to a glo?bal minima. For RCL cases we demonstrate that this formulation remains convex and posynomial under reasonable conditions. Suffi?cient conditions are given in terms of the technology parameters and termination conditions.

References

[1]
M. Celik and L. T. Pileggi, "Metrics and bounds of phase delay and signal attenuation in RC(L) clock trees", IEEE Trans. Computer-Aided Design, vol. 18, no. 3, Mar. 1999
[2]
C-P. Chen, C. C.N. Chu, D.F. Wong, "Fast and exact simultaneous gate and wire sizing by lagrangian relaxation", Proc. Int. Conf. Computer-Aided Design, Nov. 1998
[3]
J. Cong, and K. S. Leung, "Optimal wire sizing under the distributed Elmore delay model," Proc. Int. Conf. Computer- Aided Design, Nov. 1993
[4]
J. Cong and C. K. Koh, "Simultaneous driver and wire sizing for performance and power optimization", Proc. Int. Conf. Computer-Aided Design, Nov. 1994
[5]
J. Cong, L. He, C-K Koh and P. H. Madden, "Performance optimization of VLSI interconnect layout", Integration: the VLSI Journal, vol. 21, 1996
[6]
F. Dartu and L. T. Pileggi, "Calculating worst-case gate delay due to dominate capacitance coupling", Proc. 34th ACM/ IEEE Design Automation Conference, June 1997
[7]
J. G. Ecker, "Geometric programming: Methods, Computations, and Applications", SIAM review, vol. 22, no. 3, pp. 338-362, July 1980
[8]
W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," Journal of Applied Physics, vol. 19, no. 1, 1998
[9]
J. P. Fishburn and A. E. Dunlop, "TILOS: A posynomial programming approach to transistor sizing", Proc. Init. Conf. on Computer-Aided Design, Nov. 1985
[10]
R. Gupta, B. Tutuianu, L. T. Pileggi, "The Elmore Delay as a Bound for RC trees with Generalized Input Signals," IEEE trans. Computer-Aided Design, vol. 16, no. 1, 1997
[11]
R. Kay and L. T. Pileggi, "EWA: Efficient Wiring-Sizing Algorithm for Signal Nets and Clock Nets", IEEE trans. Computer-AIded Design, vol. 17 No. 1, Jan. 1998
[12]
N. Menezes, R. Baldick, and L. T. Pileggi, "A sequential quadratic programming approach to concurrent gate and interconnect sizing," IEEE trans. Computer-Aided Design, Aug. 1997
[13]
S. S. Sapatnekar, "RC interconnect optimization under the Elmore delay model," Proc. 31st ACM/IEEE Design Automation Conference, June 1994
[14]
S. S. Sapatnekar, "Wire sizing as a convex optimization problem: exploring the area-delay tradeoff", IEEE trans. Computer-Aided Design, August 1996
[15]
Q. Zhu and W. M. Dai, "High-speed clock network sizing optimization based on distributed RC and Lossy RLC interconnect models", IEEE trans. Computer Aided Design, vol. 15, no. 9, Sept. 1996
[16]
Q. Yu and E. S. Kuh, "Exact moment matching model of transmission lines and application to interconnect delay estimation" IEEE Trans. VLSI, vol. 3, issue 2, June 1995

Cited By

View all

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ISPD '01: Proceedings of the 2001 international symposium on Physical design
April 2001
245 pages
ISBN:1581133472
DOI:10.1145/369691
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 2001

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. RC trees
  2. VLSI design automation
  3. central moments
  4. convex programming
  5. interconnect optimization
  6. posynomiality

Qualifiers

  • Article

Conference

ISPD01
Sponsor:
ISPD01: International Symposium on Physical Design
April 1 - 4, 2001
California, Sonoma, USA

Acceptance Rates

Overall Acceptance Rate 62 of 172 submissions, 36%

Upcoming Conference

ISPD '25
International Symposium on Physical Design
March 16 - 19, 2025
Austin , TX , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)0
Reflects downloads up to 25 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2007)A tutorial on geometric programmingOptimization and Engineering10.1007/s11081-007-9001-78:1Online publication date: 10-Apr-2007
  • (2005)Digital Circuit Optimization via Geometric ProgrammingOperations Research10.1287/opre.1050.025453:6(899-932)Online publication date: 1-Nov-2005
  • (2005)Geometric programming for circuit optimizationProceedings of the 2005 international symposium on Physical design10.1145/1055137.1055148(44-46)Online publication date: 3-Apr-2005
  • (2004)Timing modeling and optimization under the transmission line modelIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2003.82052912:1(28-41)Online publication date: 1-Jan-2004

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media