Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/3477231acmconferencesBook PagePublication PagesmicroConference Proceedingsconference-collections
NoCArc '21: Proceedings of the 14th International Workshop on Network on Chip Architectures
ACM2021 Proceeding
Publisher:
  • Association for Computing Machinery
  • New York
  • NY
  • United States
Conference:
MICRO '21: 54th Annual IEEE/ACM International Symposium on Microarchitecture Virtual Event Greece October 18 - 22, 2021
ISBN:
978-1-4503-8711-8
Published:
28 October 2021
Sponsors:
In-Cooperation:
IEEE CS
Next Conference
November 2 - 6, 2024
Austin , TX , USA
Reflects downloads up to 24 Sep 2024Bibliometrics
Skip Abstract Section
Abstract

Powerful forces of innovation and demands from computing infrastructure are pushing the boundaries of traditional processing platforms in an unprecedented manner. Artificial Intelligence, Cybersecurity, Big Data, autonomous vehicles, 5G or NextG communication technologies, and Internet of Things (IoT) are some of the application areas where field of multi/many-core processing platforms are being used. This propels research towards novel architectures consisting of heterogeneous, accelerator-rich scenarios with highly specialized chiplets handling specialized task threads. Such massive integration both inside and across a single die imposes ever-increasing demand on the interconnection sub-system. Networks-on-Chips have been the de facto mechanism of connecting a scalable number of cores within the same die. However, the increasing power-performance demands as well the security requirements of the application domains require a constant churn of the interconnection architectures. The use of emerging technologies such as interposers, wireless and optical interconnects help alleviate some of these challenges while exposing other novel opportunities. This evolving landscape makes the interconnection architecture a critical determinant of power-performance bottlenecks as well as reliability and security of the overall system they are deployed in.

In this context, NoCArc continues its evolution and seeks to be a focused forum for researchers and practitioners to present and discuss innovative ideas and solutions related to the design, implementation, and application of interconnect fabrics within complex multi/many-core systems with conventional or emerging technologies such as 3D, optical, or wireless communications at the chip or system scale.

Skip Table Of Content Section
research-article
A scalable NoC topology targeting network performance

Scalability, path diversity, and bisection-width are the primary design concerns that significantly affect the NoC performance. The present work proposes an NoC topology taking into account the above design considerations. Rigorous experimentation is ...

research-article
Dead flit attack on NoC by hardware trojan and its impact analysis

With the advancement in VLSI technology, Tiled Chip Multicore Processors (TCMPs) with packet switched Network-on-Chip (NoC) have emerged as the most popular design choice for compute and data intensive embedded and parallel systems. Tight time-to-market ...

research-article
Performance analysis of application-specific instruction-set routers in networks-on-chip

Network-on-Chip (NoC) is a well-known communication infrastructure to design large scalable MPSoCs. Data transfers in NoCs can take up a significant part of a parallel application. To avoid that the communication costs decelerate the system performance, ...

research-article
Loopback strategy for in-vehicle network processing in automotive gateway network on chip

In this work, authors introduce an innovative loopback strategy for In-Vehicle Network (IVN) processing in automotive gateway (GW) Network on Chip. The new proposed architecture is fully HW centric, and allows performing any IVN processing algorithms ...

research-article
Machine learning for design and optimization challenges in multi/many-core network-on-chip

Due to the advancement of transistor technology, a single chip processor can now have hundreds of cores. Network-on-Chip (NoC) has been the superior interconnect fabric for multi/many-core on-chip systems because of its scalability and parallelism. Due ...

Contributors
  • George Mason University
  • Niccolò Cusano University
  • Marquette University
  • Technical University of Dresden

Index Terms

  1. Proceedings of the 14th International Workshop on Network on Chip Architectures
      Index terms have been assigned to the content through auto-classification.
      Please enable JavaScript to view thecomments powered by Disqus.

      Recommendations

      Acceptance Rates

      NoCArc '21 Paper Acceptance Rate 5 of 9 submissions, 56%;
      Overall Acceptance Rate 46 of 122 submissions, 38%
      YearSubmittedAcceptedRate
      NoCArc '2314536%
      NoCArc '219556%
      NoCArc '1916744%
      NoCArc '1720630%
      NoCArc '1620840%
      NoCArc '1521629%
      NoCArc '1422941%
      Overall1224638%