short-paper

0.5-V Highly Power-Efficient Programmable Logic using Nonvolatile Configuration Switch in BEOL

Authors:

Hiromitsu HadaAuthors Info & Claims

FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Pages 236 - 239

https://doi.org/10.1145/2684746.2689088

Published: 22 February 2015 Publication History

Get Access

Abstract

A low-power nonvolatile programmable-logic cell array is proposed for energy-constrained applications such as wireless sensor nodes and mobile apparatuses. A 64x64 programmable-logic cell array includes a 9.2-Mbit nonvolatile switch, namely atom switch, as the routing switch and configuration memory. A 16-bit arithmetic logic unit, which is a building block of the micro-controller unit, was implemented to compare the speed and power consumption with a state-of-the-art low power field-programmable gate array. The proposed programmable-logic array exhibited 30% dynamic power saving and x2.5 faster operation in the low-voltage region. Zero sleep power was also demonstrated.

References

[1]

S. Nakaya, et al., "A non-volatile reconfigurable offloader for wireless sensor nodes," ACM SIGARCH Computer Architecture News, 40, 5, pp.87--92 (2012). DOI= http://dx.doi.org/10.1145/2460216.2460232.

Digital Library

Google Scholar

[2]

C. Wen, et al., "A non-volatile look-up table design using PCM (phase-change memory) cells," In proc. VLSIC, pp. 302--303 (2011).

Google Scholar

[3]

Y. Y. Liauw, et al., "Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory," In proc. ISSCC, pp. 406--408 (2012). DOI= http://dx.doi.org/10.1109/ISSCC.2012.6177067

Crossref

Google Scholar

[4]

K. Huang, et al., "A Low Active Leakage and High Reliability Phase Change Memory (PCM) based on Non-Volatile FPGA Storage Element," Circuits and Systems, IEEE Trans., 61, 9, pp. 2605--2613 (2014). DOI= http://dx.doi.org/10.1109/TCSI.2014.2312499

Crossref

Google Scholar

[5]

M. Miyamura, et al., "Programmable cell array using rewritable solid-electrolyte switch integrated in 90nm CMOS," In proc. ISSCC, pp. 228--229 (2011). DOI= http://dx.doi.org/10.1109/ISSCC.2011.5746296.

Crossref

Google Scholar

[6]

M. Lin, et al., "Performance benefits of monolithically stacked 3D-FPGA", Int. Symposium on FPGA Dig. of Tech. Paper, pp. 113--122 (2006). DOI= http://dx.doi.org/10.1109/TCAD.2006.887920.

Digital Library

Google Scholar

[7]

M. Tada, et al., "Improved ON-State Reliability of Atom Switch Using Alloy Electrodes," Electron Devices, IEEE Trans., 60, 10, pp. 3534--3540 (2013). DOI= http://dx.doi.org/10.1109/TED.2013.2275188

Crossref

Google Scholar

[8]

T. Sakamoto, et al., "Electronic Conduction Mechanism in Atom Switch Using Polymer Solid Electrolyte," Electron Devices, IEEE Transactions, 59, 12, pp. 3574--3577 (2012). DOI= http://dx.doi.org/10.1109/TED.2012.2219051

Crossref

Google Scholar

[9]

M. Miyamura, et al., "Low-power programmable-logic cell arrays using nonvolatile complementary atom switch," In proc. ISQED, pp. 330--334 (2014). DOI= http://dx.doi.org/10.1109/ISQED.2014.6783344

Crossref

Google Scholar

[10]

http://www.latticesemi.com/Products/FPGAandCPLD/iCE40.aspx

Google Scholar

Cited By

View all

Numata HIguchi NTanaka MOkamoto KMiura SUchida KIshikuro HSakamoto TTada M(2024)Superconducting Nb interconnects for Cryo-CMOS and superconducting digital logic applicationsJapanese Journal of Applied Physics10.35848/1347-4065/ad37c163:4(04SP73)Online publication date: 22-Apr-2024
https://doi.org/10.35848/1347-4065/ad37c1
Sharma PNair RDwivedi V(2020)Power Consumption Reduction in IoT Devices Through Field-Programmable Gate Array with Nanobridge SwitchMobile Radio Communications and 5G Networks10.1007/978-981-15-7130-5_54(679-688)Online publication date: 29-Sep-2020
https://doi.org/10.1007/978-981-15-7130-5_54
Takeuchi KTada MSakamoto TKuboyama S(2020)An Evaluation of Single Event Effects by Heavy Ion Irradiation on Atom Switch ROM/FPGAAtomic Switch10.1007/978-3-030-34875-5_4(59-72)Online publication date: 3-Mar-2020
https://doi.org/10.1007/978-3-030-34875-5_4
Show More Cited By

Index Terms

0.5-V Highly Power-Efficient Programmable Logic using Nonvolatile Configuration Switch in BEOL
1. Hardware
  1. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

Architecture of Reconfigurable-Logic Cell Array with Atom Switch: Cluster Size & Routing Fabrics (Abstract Only)
FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Emerging nonvolatile memories (NVMs) have a potential to overcome the issues in the conventional static random-access memory (SRAM) based reconfigurable logic cell arrays (RLCAs). Replacing a CMOS switch element composed of a SRAM and a pass transistor ...
TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA

As one of the most promising Spintronics applications, MRAM combines the advantages of high writing and reading speed, limitless endurance, and nonvolatility. The integration of MRAM in FPGAs allows the logic circuit to rapidly configure the algorithm, ...
Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit

As the minimum fabrication technology of CMOS transistor shrink down to 90nm or below, the high standby power has become one of the major critical issues for the SRAM-based FPGA circuit due to the increasing leakage currents in the configuration memory. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 2015

292 pages

ISBN:9781450333153

DOI:10.1145/2684746

General Chair:
George A. Constantinides
Imperial College
,
Program Chair:
Deming Chen
University of Illinois at Urbana-Champaign

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 February 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Short-paper

Funding Sources

Ministry of Economy, Trade and Industry
New Energy and Industrial Technology Development Organization

Conference

FPGA '15

Sponsor:

SIGDA

FPGA '15: The 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 22 - 24, 2015

California, Monterey, USA

Acceptance Rates

FPGA '15 Paper Acceptance Rate 20 of 102 submissions, 20%;

Overall Acceptance Rate 125 of 627 submissions, 20%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
264
Total Downloads

Downloads (Last 12 months)12
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Numata HIguchi NTanaka MOkamoto KMiura SUchida KIshikuro HSakamoto TTada M(2024)Superconducting Nb interconnects for Cryo-CMOS and superconducting digital logic applicationsJapanese Journal of Applied Physics10.35848/1347-4065/ad37c163:4(04SP73)Online publication date: 22-Apr-2024
https://doi.org/10.35848/1347-4065/ad37c1
Sharma PNair RDwivedi V(2020)Power Consumption Reduction in IoT Devices Through Field-Programmable Gate Array with Nanobridge SwitchMobile Radio Communications and 5G Networks10.1007/978-981-15-7130-5_54(679-688)Online publication date: 29-Sep-2020
https://doi.org/10.1007/978-981-15-7130-5_54
Takeuchi KTada MSakamoto TKuboyama S(2020)An Evaluation of Single Event Effects by Heavy Ion Irradiation on Atom Switch ROM/FPGAAtomic Switch10.1007/978-3-030-34875-5_4(59-72)Online publication date: 3-Mar-2020
https://doi.org/10.1007/978-3-030-34875-5_4
Sakamoto TMiyamura MTsuji YBai XMorioka ANebashi RTada MBanno NOkamoto KIguchi NHada HSugibayashi T(2020)Pathway to Atomic-Switch Based Programmable LogicAtomic Switch10.1007/978-3-030-34875-5_2(17-32)Online publication date: 3-Mar-2020
https://doi.org/10.1007/978-3-030-34875-5_2
Takeuchi KSakamoto TTada MTakeyama AOhshima TKuboyama SShindou H(2019)Single-Event Effects Induced on Atom Switch-based Field-Programmable Gate ArrayIEEE Transactions on Nuclear Science10.1109/TNS.2019.292301366:7(1355-1360)Online publication date: Jul-2019
https://doi.org/10.1109/TNS.2019.2923013
Kumar Dcheedella JNikhil JTharun MNarayan TBhaskar G(2019)Reconfigurable Adaptive Mems Storage for Real Time Data TuningJournal of Physics: Conference Series10.1088/1742-6596/1362/1/0120471362(012047)Online publication date: 16-Nov-2019
https://doi.org/10.1088/1742-6596/1362/1/012047
Nebashi RBanno NMiyamura MTsuji YMorioka ABai XOkamoto KIguchi NNumata HHada HSugibayashi TSakamoto TTada M(2018)High-Density and Fault-Tolerant Cu Atom Switch Technology Toward 28nm-node Nonvolatile Programmable Logic2018 IEEE Symposium on VLSI Technology10.1109/VLSIT.2018.8510703(127-128)Online publication date: Jun-2018
https://doi.org/10.1109/VLSIT.2018.8510703
Ochi HYamaguchi KFujimoto THotate JKishimoto THigashi TImagawa TDoi RTada MSugibayashi TTakahashi WWakabayashi KOnodera HMitsuyama YYu JHashimoto M(2018)Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch CrossbarsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2018.281291426:12(2723-2736)Online publication date: Dec-2018
https://doi.org/10.1109/TVLSI.2018.2812914
Chen XNi KNiemier MHan YDatta SHu X(2018)Power and Area Efficient FPGA Building Blocks Based on Ferroelectric FETsIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2018.2874880(1-14)Online publication date: 2018
https://doi.org/10.1109/TCSI.2018.2874880
Miyamura MSakamoto TBai XTsuji YMorioka ANebashi RTada MBanno NOkamoto KIguchi NHada HSugibayashi TNagamatsu YOokubo SShirai TSugai FInaba M(2017)NanoBridge-Based FPGA in High-Temperature EnvironmentsIEEE Micro10.1109/MM.2017.371164837:5(32-42)Online publication date: Sep-2017
https://doi.org/10.1109/MM.2017.3711648
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Architecture of Reconfigurable-Logic Cell Array with Atom Switch: Cluster Size & Routing Fabrics (Abstract Only)

TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA

Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit