research-article

Early-Stage Power Grid Design: Extraction, Modeling and Optimization

Authors:

Wei-Kai ShihAuthors Info & Claims

DAC '14: Proceedings of the 51st Annual Design Automation Conference

Pages 1 - 6

https://doi.org/10.1145/2593069.2593129

Published: 01 June 2014 Publication History

Abstract

Many prior works have discussed the power grid design and optimization in the post-layout stage, when design change is inevitably expensive and difficult. In contrast, during the early stage of a development cycle, designers have more flexibility to improve the design quality. However, there are several fundamental challenges at early-stage when design database is NOT complete, including extraction, modeling and optimization. This paper tackles these fundamental issues of early-stage power grid design. The proposed methods have been silicon-validated on 32nm on-market chips and successfully applied to a 22nm design for its early stage power grid design. The findings from such practices reveal that, for sub-32nm chips, intrinsic on-die capacitance and power gate scheme may have more significant impact than expected on power integrity, and need to be well addressed at early stage.

References

[1]

A. Dharchoudhury, et. al., "Design and analysis of power distribution networks in PowerPC#8482; microprocessors," in Proc. DAC, 1998, pp. 738--743.

Digital Library

[2]

R. Panda, et. al., "Model and analysis for combined package and on-chip power grid simulation", in Proc. ISLPED, 2000, pp. 179--284.

Digital Library

[3]

K. Arabi, et. al., "Power Supply Noise in SoCs: Metrics, Management, and Measurement," IEEE D & T, vol. 24(3): 236--244, 2007.

Digital Library

[4]

S. Lin, et. al., "Full-chip vectorless dynamic PI analysis and verification against 100uV/100ps-resolution measurement," in Proc. CICC, pp. 509--512, 2004.

[5]

E. Chiprout, "Fast flip-chip power grid analysis via locality and grid shells", in Proc. ICCAD, 2004, pp. 485--488.

Digital Library

[6]

Y. Shi and L. He, "Modeling and design for beyond-the-die power integrity," in Proc. ICCAD, 2010, pp. 411--416.

Digital Library

[7]

H. Zheng, et. al., "On-package decoupling optimization with package macromodels," in Proc. CICC, 2003, pp. 723--726.

[8]

J. Zhao, et. al., "Effects of power/ground via distribution on the power/ground performance of C4/BGA packages," in Proc. EPEP, 1998, pp. 177--180.

[9]

T. H. Chen and C. C.-P. Chen, "Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods," in Proc. DAC, 2001, pp. 559--562.

Digital Library

[10]

H. Qian, et. al., "Power Grid Analysis Using Random Walks," IEEE Trans. CAD, vol. 24 (8): 1204--1224, 2005.

Digital Library

[11]

J. Kozhaya, et. al., "A Multigrid-Like Technique for Power Grid Analysis," IEEE Trans. CAD, vol. 21(10): 1148--1160, 2002.

Digital Library

[12]

C. Zhuo, et. al., "Power Grid Analysis and Optimization Using Algebraic Multigrid," IEEE Trans. CAD, vol. 27(4): 738--751, 2009.

Digital Library

[13]

Z. Feng and P. Li, "Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms," in Proc. ICCAD, 2008, pp. 647--654.

Digital Library

[14]

Q. He, et. al., "From Layout Directly to Simulation: A First-Principle Guided Circuit Simulator of Linear Complexity and Its Efficient Parallelization," IEEE Trans. CPMT, vol. 2(4): 687--699, 2012.

[15]

X.-D. S. Tan and C.-J. R. Shi, "Fast power/ground network optimization based on equivalent circuit modeling," in Proc. DAC, 2001, pp. 550--554.

Digital Library

[16]

H. Qian, et. al., "Early-Stage Power Grid Analysis for Uncertain Working Modes," IEEE Trans. CAD, vol. 24(5): 676--682, 2005.

Digital Library

[17]

N. Ghani, et. al. "Fast vectorless power grid verification using an approximate inverse technique," in Proc. DAC, 2005, pp. 184--189.

Digital Library

[18]

C. Zhuo, et. al., "A silicon-validated methodology for power delivery modeling and simulation," in Proc. ICCAD, 2012, pp. 255--262.

Digital Library

[19]

W. Kao, et. al., "Parasitic Extraction: Current State of the Art and Future Trends," Proc. of IEEE, vol. 89: 729--739, 2001.

[20]

K. Mattan, et. al., "Interconnect parasitic extraction in the digital IC design methodology," in Proc. ICCAD, 1999, pp. 223--230.

Digital Library

[21]

Y. Le Coz and R. Iverson, "A Stochastic Algorithm for High Speed Capacitance Extraction in Integrated Circuits," Solid-State Electronics, vol.35 (7): 1005--1012, 1992.

[22]

Y. Le Coz and J. Jere, "An Improved Floating-Random-Walk Algorithm for Solving the Multi-Dielectric Dirichlet Problem", IEEE Trans. MTT, vol. 41 (2): 325--329, 1993

[23]

A. Husain, "Models for interconnect capacitance extraction", in Proc. ISQED, 2001, pp. 167--172.

Digital Library

[24]

Y. Liu, et. al., "Correlation of On-Die capacitance for power delivery network," in Proc. EPEP, 2008, pp. 123--126.

[25]

Y. Jiang, and K. Cheng, "Vector Generation for Power Supply Noise Estimation and Verification of Deep Submicron Designs," IEEE Trans. VLSI, vol. 9(2): 329--340, 2001.

Digital Library

[26]

J. Phillips and L. Silveira, "Poorman's TBR: a simple model reduction scheme," in Proc. DATE, 2004, pp. 938--943.

Digital Library

[27]

L. Lee, et. al., "HiPRIME: Hierarchical and Passivity Preserved Interconnect Macromodeling Engine for RLKC Power Delivery," IEEE Trans. CAD, vol. 24(5): 797--806, 2005.

Digital Library

[28]

G. Antonini, "SPICE Equivalent Circuits of Frequency Domain Responses," IEEE Trans. EC, vol. 45(3): 502--512, 2003.

[29]

H. Jiang, et. al., "Benefits and costs of power-gating technique," in Proc. ICCD, 2005, pp. 559--566.

Digital Library

[30]

C. Long and L. He, "Distributed Sleep Transistor Network for Power Reduction," IEEE Trans. VLSI, vol. 12(9): 937--946, 2004.

Digital Library

[31]

H. Jiang and M. Marek-Sadowska, "Power gating scheduling for power/ground noise reduction," in Proc. DAC 2008, pp. 980--985.

Digital Library

Cited By

Zhuo CUnda KShi YShih W(2019)From Layout to System: Early Stage Power Delivery and Architecture Co-ExplorationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.283443838:7(1291-1304)Online publication date: Jul-2019
https://doi.org/10.1109/TCAD.2018.2834438
Zhuo CYu BGao D(2017)Accelerating chip design with machine learning: From pre-silicon to post-silicon2017 30th IEEE International System-on-Chip Conference (SOCC)10.1109/SOCC.2017.8226046(227-232)Online publication date: Sep-2017
https://doi.org/10.1109/SOCC.2017.8226046
Zhuo CUnda KShi YShih W(2016)A novel cross-layer framework for early-stage power delivery and architecture co-explorationProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2897969(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2897969
Show More Cited By

Early-Stage Power Grid Design: Extraction, Modeling and Optimization
1. Hardware
  1. Electronic design automation

Recommendations

A Cross-Layer Approach for Early-Stage Power Grid Design and Optimization
Special Issue on Cross-Layer System Design and Regular Papers

Power integrity has become increasingly important for sub-32nm designs. Many prior works have discussed power grid design and optimization in the post-layout stage, when design change is inevitably expensive and difficult. In contrast, during the early ...
Microfluidics for Liquid Biopsy Toward Early Stage Cancer Diagnosis
Early-stage power grid analysis for uncertain working modes

High-performance integrated circuits are now reaching the 100-plus watt regime, and power delivery and power grid signal integrity have become critical. Analyzing the performance of the power delivery system requires knowledge of the current drawn by ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

DAC '14: Proceedings of the 51st Annual Design Automation Conference

June 2014

1249 pages

ISBN:9781450327305

DOI:10.1145/2593069

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

EDAC: Electronic Design Automation Consortium
SIGBED: ACM Special Interest Group on Embedded Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article
Research
Refereed limited

Conference

DAC '14

DAC '14: The 51st Annual Design Automation Conference 2014

June 1 - 5, 2014

CA, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
204
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)2

Reflects downloads up to 21 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhuo CUnda KShi YShih W(2019)From Layout to System: Early Stage Power Delivery and Architecture Co-ExplorationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.283443838:7(1291-1304)Online publication date: Jul-2019
https://doi.org/10.1109/TCAD.2018.2834438
Zhuo CYu BGao D(2017)Accelerating chip design with machine learning: From pre-silicon to post-silicon2017 30th IEEE International System-on-Chip Conference (SOCC)10.1109/SOCC.2017.8226046(227-232)Online publication date: Sep-2017
https://doi.org/10.1109/SOCC.2017.8226046
Zhuo CUnda KShi YShih W(2016)A novel cross-layer framework for early-stage power delivery and architecture co-explorationProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2897969(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2897969
Zhuang HYu WWeng SKang ILin JZhang XCoutts RCheng C(2016)Simulation Algorithms With Exponential Integration for Time-Domain Analysis of Large-Scale Power Delivery NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.252390835:10(1681-1694)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1109/TCAD.2016.2523908
Zhuo CGan HShih WAydiner A(2015)A Cross-Layer Approach for Early-Stage Power Grid Design and OptimizationACM Journal on Emerging Technologies in Computing Systems10.1145/270024612:3(1-20)Online publication date: 21-Sep-2015
https://dl.acm.org/doi/10.1145/2700246

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents