Article

Free access

Mechanisms for cooperative shared memory

Authors:

Satish Chandra,

James R. Larus,

Alvin R. Lebeck,

James C. Lewis,

Shubhendu S. Mukherjee,

Subbarao Palacharla,

Steven K. ReinhardtAuthors Info & Claims

ISCA '93: Proceedings of the 20th annual international symposium on computer architecture

Pages 156 - 167

https://doi.org/10.1145/165123.165151

Published: 01 May 1993 Publication History

Abstract

This paper explores the complexity of implementing directory protocols by examining their mechanisms primitive operations on directories, caches, and network interfaces. We compare the following protocols: Dir₁B, Dir₄B, Dir₄NB, Dir_nNB[2], Dir₁SW[9] and an improved version of Dir₁SW (Dir₁SW⁺). The comparison shows that the mechanisms and mechanism sequencing of Dir₁SW and Dir₁SW⁺ are simpler than those for other protocols.

We also compare protocol performance by running eight benchmarks on 32 processor systems. Simulations show that Dir₁SW⁺s performance is comparable to more complex directory protocols. The significant disparity in hardware complexity and the small difference in performance argue that Dir₁SW⁺ may be a more effective use of resources. The small performance difference is attributable to two factors: the low degree of sharing in the benchmarks and Check- In/Check-Out (CICO) directives [9].

References

[1]

Anant Agarwal, Beng-Hong Lim, David Kranz, and John Kubiatowicz. APRIL: A Processor Architecture for Multiproceasing. In Proceedings of the 17th Annual international Symposium on Computer Architecture, pages 104-114, June 1990.

Digital Library

[2]

Anant Agarwal, Richard Simoni, Mark Horowitz, and John Hennessy. An Evaluation of Directory Schemes for C~./~e Coherence. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 280-289,1988.

Digital Library

[3]

John K. Bennett, John B. Carter, and Willy Zwanepoel. Munin: Distributed Shared Memory Based on Type-Specific Memory Coherence. In Second ACM SIGPLAN Symposium on Principles 8~ Practice of Parallel Programming (PPOPP), pages 168-176, February 1990.

Digital Library

[4]

David Chaiken, John Kubiatowics, and Anant Agarwsl. LimitLESS Directories: A Scalable Cache Coherence Scheme. In Proceedings of the Fourth International Conference on Ar. chitectural Support for Programming Languages and Operating Systems (ASPLOS IV), pages 224-234, April 1991.

[5]

David Lars Chaiken. Cache Coherence Protocols for Large- Scale Multiprocessors. Technical Report MIT/LCS/T/t-489, MIT Laboratory for Computer Science, September 1990.

Digital Library

[6]

James R. Goodman, Mary K. Vernon, and Philip J. Woest. Efficient Synchronization Primitives for Large-Scale Cache- Coherent Multiprocessors. In Proceedings of the Third Inter. national Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS liD, pages 64-77, April 1989.

Digital Library

[7]

Anoop Gupta mad Wolf-Dietrich Weber. Cache Invalidation Patterns in Shared-Memory Multiprocessors. IEEE Transactions on Computers, 41(7):794-810, July 1992.

Digital Library

[8]

David B. Gustavson. The Scalable Coherent Interface and Related Standards Projects. IEEE Micro, 12(2):10-22, February 1992.

Digital Library

[9]

Mark D. Hill, James R. Larus, Steven K. Reinhardt, and David A. Wood. Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS V), pages 262-273, October 1992.

Digital Library

[10]

Raj fain. The Art of Computer Systems Performance Analysis: Techniques for Ea~perimental Design, Measurement, Simulation, and Modeling. John Wiley & Sons, 1991.

[11]

David Kranz, Kirk Johnson, Anant Agarwal, Kubiatowitcz, and Beng-Hong Lira. Integrating Message-Passing and Shared-Memory: Early Experience. In Fourth A CM SIG- PLAN Symposium on Principles 8S Practice of Parallel Programming (PPOPP), May 1993. To appear.

Digital Library

[12]

James R. Larus, Satish Chandra, and David A Wood. CICO: A Shared-Memory Programming Performance Model. Submitted for publication., January 1993.

[13]

Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Wolf-Dietrich Weber, Anoop Gupta, John Hennessy, Mark Horowitz, and Monica Lain. The Stanford DASH Multiprocessor. IEEE Computer, 25(3):63-79, March 1992.

Digital Library

[14]

Daniel E. Lenoski. The Design and Analysis of DASH: A Scalable Directory-Based Multiprocessor. PhD thesis, Stanford University, February 1992. CSL-T/t-92-507.

Digital Library

[15]

Steven K. Reinhardt, Mark D. Hill, James R. Larus, Alvin R. Lebeck, James C. Lewis, and David A. Wood. The Wisconsin Wind Tunnel: Virtual Prototyping of Parallel Computers. In Proceedings of the 1993 ACM SIGMETRICS Conference on Measuring and Modeling of Computer Systems, page ?, May 1993. To appear.

Digital Library

[16]

Jaswinder Pal Singh, Wolf-Dietrich Weber, and Anoop Gupta. SPLASH: Stanford Pewallel Applications for Shared Memory. Computer Architecture News, 20(1):5-44, March 1992.

Digital Library

[17]

Wolf-Dietrich Weber and Anoop Gupta. Analysis of Cache Invalidation Patterns in Multiprocessors. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS III), pages 243-256, April 1989.

Cited By

Kaxiras SRos A(2013)A new perspective for efficient virtual-cache coherenceACM SIGARCH Computer Architecture News10.1145/2508148.248596841:3(535-546)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2508148.2485968
Kaxiras SRos AMendelson A(2013)A new perspective for efficient virtual-cache coherenceProceedings of the 40th Annual International Symposium on Computer Architecture10.1145/2485922.2485968(535-546)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2485922.2485968
Nikhil R(2005)Cid: A parallel, “shared-memory” C for distributed-memory machinesLanguages and Compilers for Parallel Computing10.1007/BFb0025891(376-390)Online publication date: 9-Jun-2005
https://doi.org/10.1007/BFb0025891
Show More Cited By

Index Terms

Mechanisms for cooperative shared memory

Recommendations

Cooperative shared memory: software and hardware for scalable multiprocessors

We believe the paucity of massively parallel, shared-memory machines follows from the lack of a shared-memory programming performance model that can inform programmers of the cost of operations (so they can avoid expensive ones) and can tell hardware ...
Mechanisms for cooperative shared memory
Special Issue: Proceedings of the 20th annual international symposium on Computer architecture (ISCA '93)

This paper explores the complexity of implementing directory protocols by examining their mechanisms primitive operations on directories, caches, and network interfaces. We compare the following protocols: Dir₁B, Dir₄B, Dir₄NB, Dir_nNB[2], Dir₁SW[9] and ...
A comparative evaluation of hardware-only and software-only directory protocols in shared-memory multiprocessors

The hardware complexity of hardware-only directory protocols in shared-memory multiprocessors has motivated many researchers to emulate directory management by software handlers executed on the compute processors, called software-only directory ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '93: Proceedings of the 20th annual international symposium on computer architecture

June 1993

361 pages

ISBN:0818638109

DOI:10.1145/165123

Chairman:
Alan Jay Smith

ACM SIGARCH Computer Architecture News Volume 21, Issue 2
Special Issue: Proceedings of the 20th annual international symposium on Computer architecture (ISCA '93)
May 1993
348 pages
ISSN:0163-5964
DOI:10.1145/173682
Editor:
Doug DeGroot
Texas Instruments Inc., Dallas, TX
Issue’s Table of Contents

Copyright © 1993 Authors.

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS: Computer Society
IEEE-CS\TCCA: TC on Computer Arhitecture

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1993

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

20ISCA93

Sponsor:

SIGARCH
IEEE-CS
IEEE-CS\TCCA

20ISCA93: 20th International Symposium on Computer Architecture

May 16 - 19, 1993

California, San Diego, USA

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

31
Total Citations
View Citations
394
Total Downloads

Downloads (Last 12 months)48
Downloads (Last 6 weeks)10

Reflects downloads up to 21 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Kaxiras SRos A(2013)A new perspective for efficient virtual-cache coherenceACM SIGARCH Computer Architecture News10.1145/2508148.248596841:3(535-546)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2508148.2485968
Kaxiras SRos AMendelson A(2013)A new perspective for efficient virtual-cache coherenceProceedings of the 40th Annual International Symposium on Computer Architecture10.1145/2485922.2485968(535-546)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2485922.2485968
Nikhil R(2005)Cid: A parallel, “shared-memory” C for distributed-memory machinesLanguages and Compilers for Parallel Computing10.1007/BFb0025891(376-390)Online publication date: 9-Jun-2005
https://doi.org/10.1007/BFb0025891
Li TJohn L(2001)ADir_pNBIEEE Transactions on Computers10.1109/12.95450750:9(921-934)Online publication date: 1-Sep-2001
https://dl.acm.org/doi/10.1109/12.954507
Chang YBhuyan L(1999)An Efficient Tree Cache Coherence Protocol for Distributed Shared Memory MultiprocessorsIEEE Transactions on Computers10.1109/12.75500148:3(352-360)Online publication date: 1-Mar-1999
https://dl.acm.org/doi/10.1109/12.755001
Reinhardt SLarus JWood D(1998)Retrospective: tempest and typhoon25 years of the international symposia on Computer architecture (selected papers)10.1145/285930.285968(98-102)Online publication date: 1-Aug-1998
https://dl.acm.org/doi/10.1145/285930.285968
Mukherjee SHill M(1998)Using prediction to accelerate coherence protocolsACM SIGARCH Computer Architecture News10.1145/279361.27938626:3(179-190)Online publication date: 16-Apr-1998
https://dl.acm.org/doi/10.1145/279361.279386
Mukherjee SHill MValero MSohi G(1998)Using prediction to accelerate coherence protocolsProceedings of the 25th annual international symposium on Computer architecture10.1145/279358.279386(179-190)Online publication date: 16-Apr-1998
https://dl.acm.org/doi/10.1145/279358.279386
Reinhardt SPfile RWood D(1996)Decoupled hardware support for distributed shared memoryACM SIGARCH Computer Architecture News10.1145/232974.23297924:2(34-43)Online publication date: 1-May-1996
https://dl.acm.org/doi/10.1145/232974.232979
Reinhardt SPfile RWood DBaer J(1996)Decoupled hardware support for distributed shared memoryProceedings of the 23rd annual international symposium on Computer architecture10.1145/232973.232979(34-43)Online publication date: 15-May-1996
https://dl.acm.org/doi/10.1145/232973.232979
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents