Article

A low-power 333Mbps mobile-double data rate output driver with adaptive feedback to minimize overshoots and undershoots

Authors:

Rachit Kumar Gupta,

Vikas Narang,

Roopashree H.M.,

Vinod MenezesAuthors Info & Claims

GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSI

Pages 477 - 480

https://doi.org/10.1145/1228784.1228897

Published: 11 March 2007 Publication History

Get Access

Abstract

An area-efficient, low power, low voltage mobile double-data rate output driver topology for mobile applications is proposed. The driver with its feedback architecture minimizes the overshoot and undershoots by over 50% as compared to a conventional driver. It automatically adapts to a wide range of transmission line impedance (Z0 of 40-70 ohms) and delay (Td of 10--180 ps) using adaptive feedback. It operates at 333Mbps across a wide load range and does not require a separate area and power expensive process-temperature-voltage (PTV) compensation circuit. The feedback compensates for PTV and load variations. It has a near zero stand-by power dissipation.

References

[1]

Bram Nauta, and Marcel B. Dijkstra, "Analog Line Driver with Adaptive Impedance Matching" IEEE J. Solid-State Circuits, vol. 33, no.12, December 1998.

Crossref

Google Scholar

[2]

Chan, Wai Cheong, "Apparatus and method for a programmable adaptive output driver," US Patent 6,353,346, Oct. 2000.

Google Scholar

[3]

H. C. Lin and L. W. Linholm, "An optimized output stage for MOS integrated circuits," IEEE J. Solid-State Circuits, vol. SC-10, no. 2, pp. 106--109, Apr. 1975.

Google Scholar

[4]

J. Mitros, C.Y. Tsai, H. Shichijo, K. Kunz, A. Morton, D. Goodpaster, D. Mosher, T. Efland, "High Voltage Drain-Extended Devices for 0.18um Digital CMOS Process," IEEE Trans. on Electron Devices, vol.48,Aug 2001, pp.1751--1754.

Crossref

Google Scholar

[5]

Kwang-Jin Lee, "Programmable Impedance control output circuit and programmable impedance control method thereof in semiconductor device," US Patent 6,307,424, Oct. 2001.

Google Scholar

[6]

K. Roy. et. al. "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits", Proceeding of IEEE, Feb, 2003.

Google Scholar

[7]

Mikhail Popovich et.al. "On-Chip Power Noise Reduction Techniques in High Performance SoC-Based Integrated Circuits," Proceedings of IEEE SoC Conference, Sep,. 2005.

Google Scholar

Index Terms

A low-power 333Mbps mobile-double data rate output driver with adaptive feedback to minimize overshoots and undershoots
1. Hardware

Recommendations

A high speed low jitter LVDS output driver for serial links

A high speed, low jitter low voltage differential signaling (LVDS) output driver for high speed serial transmission is presented. Based on the comparison among four typical output driver architectures and the analysis of the output signal swing, an ...
A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver

A 3 Gb/s wireline transmitter (Tx) with a tapless pre-emphasis current-mode logic output driver is presented in this paper. The proposed output driver can support 2.5, 6 and 10 dB pre-emphasis without any additional current tap. It can reduce the ...
A Novel Ultra-Low-Power, Low-Voltage, Ultra-High Output Resistance and Uniquely High Bandwidth Femto-Ampere Current Mirror

In this paper, a novel ultra-low-power, low-voltage, ultra-high output resistance and uniquely high bandwidth (BW) femto-ampere current mirror is proposed. Pre-layout results with HSPICE in TSMC 0.18 $${\upmu }\hbox {m}$$μm CMOS technology are given at ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSI

March 2007

626 pages

ISBN:9781595936059

DOI:10.1145/1228784

General Chairs:
Hai Zhou
Northwestern University
,
Enrico Macii
Politecnico di Torino
,
Program Chairs:
Zhiyuan Yan
Lehigh University
,
Yehia Massoud
Rice University

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 March 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

GLSVLSI07

Sponsor:

GLSVLSI07: Great Lakes Symposium on VLSI 2007

March 11 - 13, 2007

Stresa-Lago Maggiore, Italy

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
287
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 20 Nov 2024

Other Metrics

View Author Metrics

Citations

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Index Terms

Recommendations

A high speed low jitter LVDS output driver for serial links

A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver

A Novel Ultra-Low-Power, Low-Voltage, Ultra-High Output Resistance and Uniquely High Bandwidth Femto-Ampere Current Mirror