Article

Free access

Parallel program behavioral study on a shared-memory multiprocessor

Authors:

Hock-Beng Lim,

Pen-Chung YewAuthors Info & Claims

ICS '91: Proceedings of the 5th international conference on Supercomputing

Pages 386 - 395

https://doi.org/10.1145/109025.109115

Published: 01 June 1991 Publication History

PDF eReader

References

[1]

P. Denning and S. Schwartz, "Properties of the Working Set Model," CA CM, Vol. 15, No. 3, pp. 191-198, Mar 1972.

Digital Library

Google Scholar

[2]

P. Denning and K. Kahn, "A Study of Program Locality and Lifetime Functions," Proc. of the 51h A CM SIGOPS Symposzum, pp. 207-216, Nov 1975.

Digital Library

Google Scholar

[3]

F. Darema-Rogers, G. Pfister, and K. So, "Memory Access Patterns of Parallel Scientific Programs," Proc. of the 1987 A CM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, pp. 46-58, May 1987.

Digital Library

Google Scholar

[4]

A. Agarwal, R. L. Sites, and M. Horowitz, "ATUM: A New Technique for Capturing Address Traces Using Microcode," Proc. of the 13th Int. Syrup. on Compuler Architecture, pp. 119-127, June 1986.

Digital Library

Google Scholar

[5]

A. Agarwal and A. Gupta, "Memory-Reference Characteristics of Multiprocessor Applications Under Mach," Proe. of the 1988 A CM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, pp. 215-225, May 1988.

Digital Library

Google Scholar

[6]

T. Jaskiewiez, "Emulator Documentation." 1987.

Google Scholar

[7]

T. Pulliam and D. Chaussee, "A Diagonal Form of an Implicit Approximate-Faetorization Algorithm," Journal of Computational Physzcs,39, pp. 347-360, 1981.

Google Scholar

[8]

N. Cabbibo and E. Marinari, "A New Method of Updating SU(n) Matrices in Computer Simulations of Gauge Theories," Physics Letters, llgB, 1982.

Google Scholar

[9]

T. Gottschalk, "A New Multi-Target Tracking Model," Proc. of the Third Conf. on Hypereube Concurrent Computers and Apphcations, 1987.

Google Scholar

[10]

H.-B. Lira and'P.-C. Yew, "Parallel Program Behavioral Study on a Shared-Memory Multiprocessor," Tech. Report 1062, Center for Supercomputing Research and Development, UIUC, Dec 1990.

Google Scholar

[11]

J. Murphy and R. Bunt, "Characterising Program Behavior with Phases and Transitions," Proc. of the 1988 A CM SIGMETRICS Conf. on Measuremeat and Modeling of Computer Systems, pp. 226- 234, May 1988.

Digital Library

Google Scholar

[12]

A. Borg, R. Kessler, and D. Wall, "Generation and Analysis of Very Long Address Traces," Proe. of the 17th Int. Coymp. on Computer Architecture, pp. 270-279, May 1990.

Digital Library

Google Scholar

[13]

B. O'Krafka and A. R. Newton, "An Empirical Evaluation of Two Memory-Efficient Directory Methods," Proc. of the 17th Int. Syrup. on Computer Architecture, pp. 138-147, May 1990.

Digital Library

Google Scholar

[14]

D. Lilja and P.-C. Yew, "Compiler-Assisted Directory-Based Cache Coherence Scheme," Tech. Report 990, Center for Supercomputing Research and Development~ UIUC, Nov 1990.

Google Scholar

[15]

A. Gupta, W.-D. Weber, and T. Mowry, "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes," Proc. of the 1990 Int. Conf. on Parallel Processing, Vol /, pp. 312-321, Aug. 1990.

Google Scholar

[16]

J. Spirn, Program Behavior: Models and Measurements. New York, NY: Elsevier North-Holland, Inc., 1977.

Digital Library

Google Scholar

[17]

D. Lilja, D. Marcovitz, and P.-C. Yew, "Memory Referencing Behavior and Cache Performance in a Shared Memory Multiprocessor," Tech. Report 836, Center for Supercomputing Research and Development, UIUC, June 1989.

Google Scholar

Cited By

View all

Schneider (1996)Issues related to the structure and performance of parallel applications in a production environmentProceedings of the 1996 ICPP Workshop on Challenges for Parallel Processing ICPPW-9610.1109/ICPPW.1996.538588(32-43)Online publication date: 1996
https://doi.org/10.1109/ICPPW.1996.538588
Fu JPatel J(1993)Memory Reference Behavior of Compiler Optimized Programs on High Speed ArchitecturesProceedings of the 1993 International Conference on Parallel Processing - Volume 0210.1109/ICPP.1993.114(87-94)Online publication date: 16-Aug-1993
https://dl.acm.org/doi/10.1109/ICPP.1993.114
Lilja DYew P(1991)Combining hardware and software cache coherence strategiesProceedings of the 5th international conference on Supercomputing10.1145/109025.109093(274-283)Online publication date: 1-Jun-1991
https://dl.acm.org/doi/10.1145/109025.109093

Index Terms

Parallel program behavioral study on a shared-memory multiprocessor

Recommendations

Coarse grain task parallel processing with cache optimization on shared memory multiprocessor
LCPC'01: Proceedings of the 14th international conference on Languages and compilers for parallel computing

In multiprocessor systems, the gap between peak and effective performance has getting larger. To cope with this performance gap, it is important to use multigrain parallelism in addition to ordinary loop level parallelism. Also, effective use of memory ...
The NYU Ultracomputer Designing an MIMD Shared Memory Parallel Computer

We present the design for the NYU Ultracomputer, a shared-memory MIMD parallel machine composed of thousands of autonomous processing elements. This machine uses an enhanced message switching network with the geometry of an Omega-network to approximate ...
Parallel Performance Study of Monte Carlo Photon Transport Code on Shared-, Distributed-, and Distributed-Shared-Memory Architectures
IPDPS '00: Proceedings of the 14th International Symposium on Parallel and Distributed Processing

We have parallelized a Monte Carlo photon transport algorithm. Three different parallel versions of the algorithm were developed. The first version is for the Tera Multi-Threaded Architecture (MTA) and uses Tera specific directives. The second version, ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICS '91: Proceedings of the 5th international conference on Supercomputing

June 1991

470 pages

ISBN:0897914341

DOI:10.1145/109025

Editors:
Edward S. Davidson
Univ. of Michigan, Ann Arbor
,
Friedel Hossfield
Research Center Juelich, Germany

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1991

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ICS91

Sponsor:

SIGARCH

ICS91: ACM SIGARCH International Conference on Supercomputing

June 17 - 21, 1991

Cologne, West Germany

Acceptance Rates

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
248
Total Downloads

Downloads (Last 12 months)37
Downloads (Last 6 weeks)7

Reflects downloads up to 20 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Schneider (1996)Issues related to the structure and performance of parallel applications in a production environmentProceedings of the 1996 ICPP Workshop on Challenges for Parallel Processing ICPPW-9610.1109/ICPPW.1996.538588(32-43)Online publication date: 1996
https://doi.org/10.1109/ICPPW.1996.538588
Fu JPatel J(1993)Memory Reference Behavior of Compiler Optimized Programs on High Speed ArchitecturesProceedings of the 1993 International Conference on Parallel Processing - Volume 0210.1109/ICPP.1993.114(87-94)Online publication date: 16-Aug-1993
https://dl.acm.org/doi/10.1109/ICPP.1993.114
Lilja DYew P(1991)Combining hardware and software cache coherence strategiesProceedings of the 5th international conference on Supercomputing10.1145/109025.109093(274-283)Online publication date: 1-Jun-1991
https://dl.acm.org/doi/10.1145/109025.109093

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Coarse grain task parallel processing with cache optimization on shared memory multiprocessor

The NYU Ultracomputer Designing an MIMD Shared Memory Parallel Computer

Parallel Performance Study of Monte Carlo Photon Transport Code on Shared-, Distributed-, and Distributed-Shared-Memory Architectures