article

Free access

Threaded code

Author:

James R. BellAuthors Info & Claims

Communications of the ACM, Volume 16, Issue 6

Pages 370 - 372

https://doi.org/10.1145/362248.362270

Published: 01 June 1973 Publication History

PDF eReader

Abstract

The concept of “threaded code” is presented as an alternative to machine language code. Hardware and software realizations of it are given. In software it is realized as interpretive code not needing an interpreter. Extensions and optimizations are mentioned.

Cited By

View all

Minin P(2024)Unified Processing of Events and Co-routines in Embedded ProgramProgramming and Computing Software10.1134/S036176882470015450:5(343-355)Online publication date: 1-Oct-2024
https://dl.acm.org/doi/10.1134/S0361768824700154
Larose OKaleba SBurchell HMarr S(2023)AST vs. Bytecode: Interpreters in the Age of Meta-CompilationProceedings of the ACM on Programming Languages10.1145/36228087:OOPSLA2(318-346)Online publication date: 16-Oct-2023
https://dl.acm.org/doi/10.1145/3622808
Mason D(2023)Threaded Execution as a Dual to Native CodeCompanion Proceedings of the 7th International Conference on the Art, Science, and Engineering of Programming10.1145/3594671.3594673(7-11)Online publication date: 13-Mar-2023
https://dl.acm.org/doi/10.1145/3594671.3594673
Show More Cited By

Recommendations

Optimizing direct threaded code by selective inlining
PLDI '98: Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation

Achieving good performance in bytecoded language interpreters is difficult without sacrificing both simplicity and portability. This is due to the complexity of dynamic translation ("just-in-time compilation") of bytecodes into native code, which is the ...
Indirect threaded code

An efficient arrangement for interpretive code is described. It is related to Bell's notion of threaded code but requires less space and is more amenable to machine independent implementations.
Indirect Threaded Code used to emulate a virtual machine

Threaded Code and Indirect Threaded Code are used to structure assembler programs, Threaded Code is also used to realise virtual machines (e.g. Pascal p-machine).This paper presents the realization of a virtual machine with Indirect Threaded Code and ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

Communications of the ACM Volume 16, Issue 6

June 1973

60 pages

ISSN:0001-0782

EISSN:1557-7317

DOI:10.1145/362248

Editor:
Robert L. Ashenhurst
Univ. of Chicago, Chicago, IL

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1973

Published in CACM Volume 16, Issue 6

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

300
Total Citations
View Citations
2,371
Total Downloads

Downloads (Last 12 months)601
Downloads (Last 6 weeks)185

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Minin P(2024)Unified Processing of Events and Co-routines in Embedded ProgramProgramming and Computing Software10.1134/S036176882470015450:5(343-355)Online publication date: 1-Oct-2024
https://dl.acm.org/doi/10.1134/S0361768824700154
Larose OKaleba SBurchell HMarr S(2023)AST vs. Bytecode: Interpreters in the Age of Meta-CompilationProceedings of the ACM on Programming Languages10.1145/36228087:OOPSLA2(318-346)Online publication date: 16-Oct-2023
https://dl.acm.org/doi/10.1145/3622808
Mason D(2023)Threaded Execution as a Dual to Native CodeCompanion Proceedings of the 7th International Conference on the Art, Science, and Engineering of Programming10.1145/3594671.3594673(7-11)Online publication date: 13-Mar-2023
https://dl.acm.org/doi/10.1145/3594671.3594673
Bibi NRana TMaqbool AAlkhalifah TKhan WBashir AZikria Y(2023)Reusable Component Retrieval: A Semantic Search Approach for Low-Resource LanguagesACM Transactions on Asian and Low-Resource Language Information Processing10.1145/356460422:5(1-31)Online publication date: 10-May-2023
https://dl.acm.org/doi/10.1145/3564604
Huang WMarr SUgawa THong JLanperne MPark JCerny TShahriar H(2023)Optimizing the Order of Bytecode Handlers in Interpreters using a Genetic AlgorithmProceedings of the 38th ACM/SIGAPP Symposium on Applied Computing10.1145/3555776.3577712(1384-1393)Online publication date: 27-Mar-2023
https://dl.acm.org/doi/10.1145/3555776.3577712
De Pasquale GNakanishi FFerla DCavallaro L(2023)ROPfuscator: Robust Obfuscation with ROP2023 IEEE Security and Privacy Workshops (SPW)10.1109/SPW59333.2023.00026(1-10)Online publication date: May-2023
https://doi.org/10.1109/SPW59333.2023.00026
Hirasawa YIwasaki HUgawa TOnozawa H(2022)Generating Virtual Machine Code of JavaScript Engine for Embedded SystemsJournal of Information Processing10.2197/ipsjjip.30.67930(679-693)Online publication date: 2022
https://doi.org/10.2197/ipsjjip.30.679
Titzer B(2022)A fast in-place interpreter for WebAssemblyProceedings of the ACM on Programming Languages10.1145/35633116:OOPSLA2(646-672)Online publication date: 31-Oct-2022
https://dl.acm.org/doi/10.1145/3563311
Kosch TMatviienko AMüller FBersch JKatins CSchön DMühlhäuser M(2022)NotiBike: Assessing Target Selection Techniques for Cyclist Notifications in Augmented RealityProceedings of the ACM on Human-Computer Interaction10.1145/35467326:MHCI(1-24)Online publication date: 20-Sep-2022
https://dl.acm.org/doi/10.1145/3546732
Xu YYu ZTang DChen GChen LGou LJin YLi QLi XLi ZLin JLiu TLiu ZTan JWang HWang HWang KZhang CZhang FZhang LZhang ZZhao YZhou YZhou YZou JCai YHuan DLi ZZhao JChen ZHe WQuan QLiu XWang SShi KSun NBao YHardavellas NCampanoni SGrot BKarpuzcu U(2022)Towards Developing High Performance RISC-V Processors Using Agile MethodologyProceedings of the 55th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO56248.2022.00080(1178-1199)Online publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1109/MICRO56248.2022.00080
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Cited By

Recommendations

Optimizing direct threaded code by selective inlining

Indirect threaded code

Indirect Threaded Code used to emulate a virtual machine

Comments

Information

Published In

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations