Article

Free access

The NAS parallel benchmarks—summary and preliminary results

Authors:

S. K. WeeratungaAuthors Info & Claims

Supercomputing '91: Proceedings of the 1991 ACM/IEEE conference on Supercomputing

Pages 158 - 165

https://doi.org/10.1145/125826.125925

Published: 01 August 1991 Publication History

PDF eReader

References

[1]

American National Standard Programming Language Fortran X3.9-1978. American National Standards Institute, 1430 Broadway, New York, NY, 10018, 1990.

Google Scholar

[2]

Draft Proposed Fortran 90 ANSI Standard X3J11.159 - 1989. American National Standards Institute, 1430 Broadway, New York, NY, 10018, 1990.

Google Scholar

[3]

Draft Proposed C ANSI Standard X3J3 - $8115. American National Standards Institute, 1430 Broadway, New York, NY, 10018, 1990.

Google Scholar

[4]

Numerical Aerodynamic Simulation Program Plan. NAS Systems Division, NASA Ames Research Center, October 1988.

Google Scholar

[5]

PCF Fortran Extensions - Draft Document, Revision P.11. Parallel Computing Forum(PCF), c/o Kuck and Associates, 1906 Fox Drive, Champaign, Illinois 61820, March 1990.

Google Scholar

[6]

D. Bailey, J. Barton, T. Lasinski, and H. Simon, eds. The NAS Parallel Benchmarks. Technical Report RNR-91-02, NASA Ames Research Center, Moffett Field, CA 94035, January 1991.

Google Scholar

[7]

D. Bailey and j. Barton. The NAS Kernel Benchmark Program. Technical Report 86711, NASA Ames Research Center, Moffett Field, California, August 1985.

Google Scholar

[8]

D. Bailey, and P. O. Frederickson. Performance Results for Two of the NAS Parallel Benchmarks Technical Report RNR-91-19, NASA Ames Research Center, Moffett Field, CA 94035, June 1991.

Digital Library

Google Scholar

[9]

S. Breit, W. Celmaster, W. Coney, R. Foster, B. Caiman, G. Montry, and C. Selvidge. The Role of Computational Balance in the implementation of the NAS Parallel Benchmarks on the BBN TC2000 Computer. BBN Advanced Computers,70 Fawcett Street, Cambridge, MA 02138, April 1991.

Google Scholar

[10]

G. Cybenko, L. Kipp, L. Pointer, and D. Kuck. Supercomputer Performance Evaluation and the Perfect Benchmarks. Technical Report 965, CSRD, Univ. of Illinois, Urbana, Illinois, March 1990.

Digital Library

Google Scholar

[11]

L. Dagum. Parallel Integer Sorting With Medium and Fine-Scale Parallelism. Technical Report RNR-91-13, NASA Ames Research Center, Moffett Field, CA 94035, April 1991.

Google Scholar

[12]

J. Dongarra. The LINPACK Benchmark: An Explanation. SuperComputing, 10- 14, Spring 1988.

Google Scholar

[13]

J. Dongarra. Performance of Various Computers Using Standard Linear Equations Software in a Fortran Environment. Technical Report MCSRD 23, Argonne National Laboratory, March 1988.

Digital Library

Google Scholar

[14]

M. Berry et al. The Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers. The International Journal of Snpercompater Applications, 3:5- 40, 1989.

Google Scholar

[15]

F. MeMahon. The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range. Technical Report UCRL- 53745, Lawrence Livermore National Laboratory, Livermore, California, December 1986.

Google Scholar

[16]

L. Pointer. PERFECT Report i. Technical Report 896, CSRD, Univ. of Illinois, Urbana, Illinois, July 1989.

Google Scholar

[17]

L. Pointer. PERFECT Report 2: Performance Evaluation for Cost-Effective Transformations. Technical Report 964, CSRD, Univ. of Illinois, Urbana, Illinois, March 1990.

Google Scholar

Cited By

View all

Amouzegar MRezaalipour MDehyadegari M(2024)Genetic Cache: A Machine Learning Approach to Designing DRAM Cache Controllers in HBM SystemsACM Journal on Emerging Technologies in Computing Systems10.1145/367696620:3(1-24)Online publication date: 8-Jul-2024
https://dl.acm.org/doi/10.1145/3676966
Wang LZhang XWang SJiang ZLu TChen MLuo SHuang K(2024)Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory AccessACM Transactions on Architecture and Code Optimization10.1145/366347921:3(1-28)Online publication date: 9-May-2024
https://dl.acm.org/doi/10.1145/3663479
Babalad SShevade SThazhuthaveetil MGovindarajan R(2024)Tile Size and Loop Order Selection using Machine Learning for Multi-/Many-Core ArchitecturesProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656630(388-399)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656630
Show More Cited By

Recommendations

Tools-supported HPF and MPI parallelization of the NAS parallel benchmarks
FRONTIERS '96: Proceedings of the 6th Symposium on the Frontiers of Massively Parallel Computation

High Performance Fortran (HPF) compilers and communication libraries with the standardized Message Passing Interface (MPI) are becoming widely available, easing the development of portable parallel applications. The Annai tool environment supports ...
NAS Parallel Benchmark Results

Benchmark results for the Numerical Aerodynamic Simulation (NAS) Program at NASA Ames Research Center, which is dedicated to advancing the science of computational aerodynamics are presented. The benchmark performance results are for the Y-MP, Y-MO EL, ...
XcalableMP implementation and performance of NAS Parallel Benchmarks
PGAS '10: Proceedings of the Fourth Conference on Partitioned Global Address Space Programming Model

XcalableMP is a parallel extension of existing languages, such as C and Fortran, that was proposed as a new programming model to facilitate program parallel applications for distributed memory systems. In order to investigate the performance of parallel ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

Supercomputing '91: Proceedings of the 1991 ACM/IEEE conference on Supercomputing

August 1991

920 pages

ISBN:0897914597

DOI:10.1145/125826

Conference Chair:
Ray Elliott

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 1991

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

SC '91

Sponsor:

SIGARCH
IEEE-CS

SC '91: International Conference for High Performance Computing, Networking, Storage and Analysis

November 18 - 22, 1991

New Mexico, Albuquerque, USA

Acceptance Rates

Supercomputing '91 Paper Acceptance Rate 83 of 215 submissions, 39%;

Overall Acceptance Rate 1,516 of 6,373 submissions, 24%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

449
Total Citations
View Citations
1,668
Total Downloads

Downloads (Last 12 months)363
Downloads (Last 6 weeks)47

Reflects downloads up to 27 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Amouzegar MRezaalipour MDehyadegari M(2024)Genetic Cache: A Machine Learning Approach to Designing DRAM Cache Controllers in HBM SystemsACM Journal on Emerging Technologies in Computing Systems10.1145/367696620:3(1-24)Online publication date: 8-Jul-2024
https://dl.acm.org/doi/10.1145/3676966
Wang LZhang XWang SJiang ZLu TChen MLuo SHuang K(2024)Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory AccessACM Transactions on Architecture and Code Optimization10.1145/366347921:3(1-28)Online publication date: 9-May-2024
https://dl.acm.org/doi/10.1145/3663479
Babalad SShevade SThazhuthaveetil MGovindarajan R(2024)Tile Size and Loop Order Selection using Machine Learning for Multi-/Many-Core ArchitecturesProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656630(388-399)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656630
Dong FXiao GWang HHu YLi KYang WDe V(2024)TAPMM:A Traffic-Aware Page Mapping Method for Multi-level NUMA SystemsProceedings of the 61st ACM/IEEE Design Automation Conference10.1145/3649329.3656503(1-6)Online publication date: 23-Jun-2024
https://dl.acm.org/doi/10.1145/3649329.3656503
Mavrogeorgis NVasiladiotis CMu PKhordadi AFranke BBarbalace ARodríguez GSadayappan PSukumaran-Rajam A(2024)UNIFICO: Thread Migration in Heterogeneous-ISA CPUs without State TransformationProceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction10.1145/3640537.3641565(86-99)Online publication date: 17-Feb-2024
https://dl.acm.org/doi/10.1145/3640537.3641565
Miller SKumar AVakharia TChen AZhuo DAnderson T(2024)Enoki: High Velocity Linux Kernel Scheduler DevelopmentProceedings of the Nineteenth European Conference on Computer Systems10.1145/3627703.3629569(962-980)Online publication date: 22-Apr-2024
https://dl.acm.org/doi/10.1145/3627703.3629569
Shi ZMathur UPavlogiannis ARoychoudhury APaiva AAbreu RStorey M(2024)Optimistic Prediction of Synchronization-Reversal Data RacesProceedings of the IEEE/ACM 46th International Conference on Software Engineering10.1145/3597503.3639099(1-13)Online publication date: 20-May-2024
https://dl.acm.org/doi/10.1145/3597503.3639099
da Silva Vde Lima ESchwarzrock JRossi FLuizelli MBeck ALorenzon A(2024)Synergistically Rebalancing the EDP of Container-Based Parallel ApplicationsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2024.335735335:3(484-498)Online publication date: Mar-2024
https://doi.org/10.1109/TPDS.2024.3357353
Yan FDeng XYuan CYan BXie C(2024)On the Performance Investigation of a Recursive Fast Optical Switch-Based High Performance Computing Network ArchitectureIEEE/ACM Transactions on Networking10.1109/TNET.2023.330265032:1(777-790)Online publication date: Feb-2024
https://doi.org/10.1109/TNET.2023.3302650
Rubio JBilbao CSaez JPrieto-Matias M(2024)Exploiting Elasticity via OS-Runtime Cooperation to Improve CPU Utilization in Multicore Systems2024 32nd Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)10.1109/PDP62718.2024.00014(35-43)Online publication date: 20-Mar-2024
https://doi.org/10.1109/PDP62718.2024.00014
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Tools-supported HPF and MPI parallelization of the NAS parallel benchmarks

NAS Parallel Benchmark Results

XcalableMP implementation and performance of NAS Parallel Benchmarks