Time-to-Digital Converter Using a Tuned-Delay Line Evaluated in 28-, 40-, and 45-nm FPGAs | IEEE Journals & Magazine | IEEE Xplore
Nothing Special   »   [go: up one dir, main page]